8KRA STATIC READ/WRITE MEMORY MODULE ASSEMBLY and TEST INSTRUCTIONS





Bd REV C

82928

8KRA STATIC READ/WRITE MEMORY MODULE
ASSEMBLY and TEST INSTRUCTIONS

Copyright © 1976, Processor Technology Corporation Third Printing, June, 1977 Manual No. 202003

PROCESSOR TECHNOLOGY CORPORATION

8KRA	STATIC	READ	WRITE	MEMORY	MODULE
------	--------	------	-------	--------	--------

CONTENTS

SECTION		TITLE		PAGE
I	INTRO	ODUCTION and GENERAL INFORMATION		
	1.1	Introduction		I-1
	1.2	General Information		1-1
		1.2.1 8KRA Memory Description 1.2.2 Receiving Inspection 1.2.3 Warranty Information 1.2.4 Replacement Parts 1.2.5 Factory Service		I-1 I-2 I-2 I-2 I-2
II	ASSE	MBLY		
	2.1	Parts and Components		II-l
	2.2	Assembly Tips		II-l
	2.3	Assembly Precautions		II-l
		2.3.1 Handling MOS Integrated Circuits 2.3.2 Soldering		II-1 II-4 II-4
		2.3.5 Use of Clip Leads	•	II-4
	2.4	Required Tools, Equipment and Materials	•	11-4
	2.5	Orientation	•	II - 5
	2.6	Assembly Procedure	•	II - 5
III	OPTI	ON SELECTION		
	3.1	Option Selection		III-l
	3.2	Waiting Time Option (Area A)		III-l
	3.3	Power-up Initialization (Area B)		III-l
	3.4	Memory Disable Option (Area C)		III-2
	3.5	Starting Address Selection		III-3
IV	THEO	RY OF OPERATION		20"
	4.1	General Description		IV-l
	4.2	Read Operation		IV-1
	4.3	Write Operation	•	IV-2
	4.4	Wait States		IV-3
	4.5	Power Supply		IV-4

PROCESSOR TECHNOLOGY CORPORATION

8KRA STATIC READ/WRITE MEMORY MODULE

CONTENTS

SECTION

TITLE

V DRAWINGS

8KRA Assembly Drawing 8KRA Schematic Drawing

APPENDICES

I Statement of Warranty
II 8080 Operating Codes

III Soldering Tips

IV Standard Color Code for Resistors and Capacitors

V Integrated Circuit Pin Configurations

VI Memory Test Programs

SECTION I

INTRODUCTION AND GENERAL INFORMATION

8KRA STATIC READ/WRITE MEMORY MODULE
MANUAL



1.1 INTRODUCTION

This manual supplies the information needed to assemble, test and use the 8KRA Static Read/Write Memory Module. We suggest that you first scan the entire manual before starting assembly. Then make sure you have all the parts and components listed in the "Parts List" (Table 2-1) in Section II. When assembling the module, follow the instructions in the order given.

Should you encounter any problem during assembly, call on us for help if necessary. If your completed module does not work properly, recheck your assembly step by step. Most problems stem from poor soldering, backward installed components, and/or installing the wrong component. Once you are satisfied that the module is correctly assembled, feel free to ask for our help.

1.2 GENERAL INFORMATION

1.2.1 8KRA Memory Description

The 8KRA Static Read/Write Memory Module has a capacity of 8192 eight-bit bytes and operates in a static mode. As opposed to dynamic memories, the 8KRA needs only one power supply and does not require periodic refreshing.

All address and data lines are fully buffered, and extensive noise immunity circuitry is built into the memory. The module features switch selectable address selection which allows its starting address to be offset in IK increments from zero to 65K.

Maximum worst case access time for the 8KRA is 520 nsec. Thus, in any 8080 system, this memory will operate at the same speed as any other memory with an access time between 50 and 520 nsec. Both the access time and non-refresh features of the 8KRA mean no computer "waiting" time is required.

The 8KRA Memory is plug-in compatible with the Altair 8800 bus. It requires +7.5 to +10 V dc at 1.9 amp (max.) operating power. In addition, the low power memory IC's used on the module can operate in a low power (+1.6 to 2.5 V dc at 0.9 amp max.) standby mode. Data loss from the 8KRA during loss-of-power or power interrupt conditions can consequently be prevented by using two "D" size batteries for standby power. Provisions for easily adding this standby capability are incorporated in the module design.

1.2.2 Receiving Inspection

When your module arrives, examine the shipping container for signs of possible damage to the contents during transit. Then inspect the contents for damage. (We suggest you save the shipping materials for use in returning the module to Processor Technology

should it become necessary to do so.) If your 8KRA kit is damaged, please write us at once describing the condition so that we can take appropriate action.

1.2.3 Warranty Information

In brief, the parts supplied with the module, as well as the assembled module, are warranted against defects in materials and workmanship for a period of 6 months after the date of purchase. Refer to Appendix I for the complete "Statement of Warranty".

1.2.4 Replacement Parts

Order replacement parts by component nomenclature (e.g., DM8131) and/or a complete description (e.g., 6.8 ohm, $\frac{1}{2}$ watt, 5% resistor).

1.2.5 Factory Service

In addition to in-warranty service, Processor Technology also provides factory repair service on out-of-warranty products. Before returning the module to Processor Technology, first obtain authorization to do so by writing us a letter describing the problem. After you receive our authorization to return the module, proceed as follows:

- 1. Write a description of the problem.
- 2. Pack the module with the description in a container suitable to the method of shipment.
- 3. Ship <u>prepaid</u> to Processor Technology, 6200 Hollis Street, Emeryville, CA 94608.

Your module will be repaired as soon as possible after receipt and return shipped to you prepaid.

SECTION II

ASSEMBLY

8KRA STATIC READ/WRITE MEMORY MODULE MANUAL



2.1 PARTS AND COMPONENTS

Check all parts and components against the "Parts List" (Table 2-1 on Page II-2). If you have difficulty in identifying any parts by sight, refer to Figure 2-1 on Page II-3.

2.2 ASSEMBLY TIPS

- 1. Scan Sections II and III in their entirety before you start to assemble your 8KRA Memory Module.
- 2. In assembling your 8KRA, you will be following a step-by-step assembly procedure. Follow the instructions in the order given.
- 3. Assembly steps and component installations are preceded by a set of parentheses. Check off each installation and step as you complete them. This will minimize the chances of omitting a step or a component.
- 4. When installing components, make use of the assembly aids that are incorporated on the 8KRA PC Board and the assembly drawing. (These aids are designed to assist you in correctly installing the components.)
 - a. The circuit reference (R3, C10 and IC20, for example) for each component is silk screened on the PC Board near the location of its installation.
 - b. Both the circuit reference and value or nomenclature (1.5K and 7400, for example) for each component are included on the assembly drawing near the location of its installation.
- 5. To simplify reading resistor values after installation, install resistors so that the color codes read from left-to-right and top-to-bottom as appropriate (board oriented as defined in Paragraph 2.5 on Page II-5).
 - 6. Install disc capacitors as close to the board as possible.
- 7. Should you encounter any problem during assembly, call on us for help if needed.

2.3 ASSEMBLY PRECAUTIONS

2.3.1 Handling MOS Integrated Circuits

The memory IC's used in the 8KRA are MOS devices. They can be damaged by static electricity discharge. Always handle MOS IC's so that \underline{no} $\underline{discharge}$ will flow $\underline{through}$ the IC. Also, avoid unneces-

Table 2-1. 8KRA Static Read/Write Memory Module Parts List.

INTEGRATED CIRCUITS
1 74LS04 (IC79) 2 74LS283 (IC68 and 71)
1 74LS13 (IC72) 2 8T93 (IC77 and 78)
2 74LS132 (IC74 and 75) 2 8T98 or 8098 (IC69 and 76)
1 74LS136 (IC70) 64 91L02A or 21L02B (IC1 through 64)
1 74LS138 (IC67)
REGULATORS DIODES
2 340T-5.0 or 7805UC 4 1N4001 or iN4002 (D1 through D4)
(IC65 and 66) 1 lN270 (D5)
<u>RESISTORS</u> <u>CAPACITORS</u>
1 39 ohm, 2 watt, 5% 26 0.1 ufd, disc ceramic
2 470 ohm, ¼ watt, 5% 2 l ufd, tantalum, dipped
ll 1.5K ohm, ¼ watt, 5%
MISCELLANEOUS
1 8KRA PC Board 8 Augat Pins on Carrier
l Heat Sink l Length #24 Bare Wire
1 6 or 7 Position DIP Switch 4 6-32 Screws
7 14-pin DIP Sockets 4 6-32 Lockwashers
70 16-pin DIP Sockets 4 6-32 Nuts
l Right Angle Molex Connector, Male l Length Solder
1 Mating Connector for above, Female 1 Manual

8KRA STATIC READ/WRITE MEMORY MODULE

SECTION II




Figure 2-1. Identification of components.

sary handling and wear cotton--rather than synthetic--clothing when handling these IC's.

2.3.2 Soldering ** IMPORTANT **

- 1. Use a low-wattage iron, 25 watts maximum.
- 2. Solder neatly and quickly as possible.
- 3. DO NOT press tip of iron on pad or trace. To do so can cause the pad or trace to "lift" off the board and permanently damage it.
- 4. Use only 60-40 rosin-core solder. NEVER use acid-core solder or externally applied fluxes.
- 5. The 8KRA uses a circuit board with plated-through holes. Solder flow through to the component (front) side of the board can produce solder bridges. Check for such bridges after each component is installed.
- 6. The 8KRA circuit board has an integral solder mask (a lacquer coating) that shields selected areas on the board. This mask minimizes the chances of creating solder bridges during assembly.
- 7. Additional pointers on soldering are provided in Appendix III of this manual.

2.3.3 Installing and Removing 8KRA Module

NEVER install the 8KRA in, or remove it from, the computer with the power on. To do so can damage the module.

2.3.4 Installing and Removing Integrated Circuits

NEVER install or remove integrated circuits while power is applied to the 8KRA. To do so can damage the IC.

2.3.5 Use of Clip Leads

NEVER attach clip leads to the top edge of the module when power is applied to the 8KRA. To do so will short the $+8\ V$ dc bus to the RAM chip enable lines.

2.4 REQUIRED TOOLS, EQUIPMENT AND MATERIALS

The following tools, equipment and materials are recommended for assembling the 8KRA Memory Module:

1. Needle nose pliers

- 2. Diagonal cutters.
- 3. Controlled heat soldering iron, 25 watts
- 4. 60-40 rosin-core solder (supplied)
- 5. Volt-ohmmeter

2.5 ORIENTATION

The heat sink area (large foil area) will be located in the upper righthand corner of the board when the edge connector is positioned at the bottom of the board. In this position, the component (front) side of the board is facing up. Subsequent position references assume this orientation.

2.6 ASSEMBLY PROCEDURE

Refer to the assembly drawing in Section V.

CAUTION

THIS DEVICE USES MOS MEMORY INTEGRATED CIRCUITS (IC1 - 64) WHICH CAN BE DAMAGED BY STATIC ELECTRICITY DISCHARGES. HANDLE THESE IC'S SO THAT NO DISCHARGE FLOWS THROUGH THE IC. AVOID UNNECESSARY HANDLING AND WEAR COTTON CLOTHING -- RATHER THAN SYNTHETIC CLOTHING -- WHEN HANDLING THESE IC'S. (STATIC CHARGE PROBLEMS ARE MUCH WORSE IN LOW HUMIDITY ENVIRONMENTS.)

Step 1. Check circuit board to insure that there are no shorts between the memory chip mounting pads and that neither the +8-volt bus nor the +5-volt bus are shorted to ground. Using an ohmmeter on its lowest scale, make the following measurements:

8-volt Bus Test. Measure between edge connector pin l or 51 (left end of connector) and pin 50 or 100 (right end of connector). There should be no continuity.

() 5-volt Bus Test. Measure between positive mounting pad for C23 and pin 50 or 100 of edge connector. Also measure between positive mounting pad for C22 and pin 50 or 100 of edge connector. There should be no continuity in either measurement.

RAM Area Test. Measure between ground (edge connector pin 50 or 100) and each mounting pad (excluding pad 9

which is connected to ground) for ICl. Also measure between +5-volt bus (positive mounting pad for C23) and each mounting pad (excluding pad 10 which is connected to +5 volts) for ICl. Then measure between all combinations of vertically and horizontally adjacent pads for ICl. There should be no continuity in any of these measurements.

If you measure continuity in any of the preceding tests, the PC Board is defective and should be returned to Processor Technology for replacement. If none of the measurements show continuity, proceed to Step 2.

Step 2. Install heat sink. Position the large, black heat sink (flat side to board) over the square foil area in the upper right corner. Orient the sink so that the two triangles of mounting holes in the board are under the triangular cutouts in the sink. Using two 6-32 screws, lockwashers and nuts, attach heat sink to board. Insert screws from back (solder) side of board. (See Figure 2-2.)

Step 3. Install IC65 and IC66 (340T-5.0 or 7805UC). Position IC65 on the heat sink and observe how leads must be bent to fit the mounting holes. Note that the center lead (3) must be bent down at a point approximately 0.2 inches further from the body than the other leads. Bend leads so no contact is made with heat sink when IC65 is flat against the sink and its mounting hole is aligned with the hole in the sink. Fasten IC65 to sink using 6-32 screw, lockwasher and nut. Insert screw from back (solder) side of board. Solder and trim leads. Install IC66 the same way as you did IC65. (See Figure 2-2.)




Figure 2-2. Heat sink and IC65 and IC66 installation.

- Step 4. Install male Molex right angle connector in its location directly above the heat sink. Position connector with the longer pins at the top, insert leads in mounting holes, solder and trim leads.
- X Step 5. Install diode D5 (lN270) in its location to the right of Area B. Position D5 so that its dark band mark (cathode) is on the righthand side. Solder and trim leads.
- Step 6. Install diodes Dl, D2, D3 and D4 (1N4001 or 1N4002) in their locations above the heat sink. Position Dl, D3 and Step 6. D4 so that their dark band marks (cathode) are at the bottom, and position D2 so that its dark band is at the top.
 - (/) <u>Step 7</u>. Install the three tantalum capacitors in the following locations. Take care to observe proper values and the correct orientation.

LOCATION	VALUE (ufd)	ORIENTATION
() C21 () C22 () C23	15	"+" lead top
(/) C22	1	"+" lead bottom
(/) C23	1	"+" lead right

Check the capacitors for correct value and orientation, bend leads outward on solder (back) side of board, solder and trim.

Install disc capacitors in numerical order in the indicated locations. Insert leads, pull down snug to board, bend leads outward on solder (back) side of board, solder and trim.

NOTE

Disc capacitor leads are usually coated with wax during the manufacturing process. After inserting leads through mounting holes, remove capacitor and clear the holes of any wax. Reinsert and install.

LOCATION	VALUE (ufd)	TYPE
<pre> </pre> C1	0.1	Disc Ceramic
() C2	0.1	Disc Ceramic
(3 C3	0.1	Disc Ceramic
CT C4	0.1	Disc Ceramic
C7 C5	0.1	Disc Ceramic
13 C6	0.1	Disc Ceramic
(S- C7	0.1	Disc Ceramic
(/) C8	0.1	Disc Ceramic
y ,		

(Continued on Page II-8.)

(continued)

LOCATION	VALUE (ufd)	TYPE
C9 () C10 () C11 () C12 () C13 () C14 () C15 () C16 () C17 () C18 () C19 () C20 () C24 () C25 () C26	0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1	Disc Ceramic
(-) C27 (-) C28 (-) C29	0.1 0.1 0.1	Disc Ceramic Disc Ceramic Disc Ceramic

() <u>Step 9</u>. Install all resistors in numerical order in the indicated locations. Bend leads to fit distance between the mounting holes, insert leads, pull down snug to board, bend leads outward on back (solder) side of board, solder and trim. Refer to footnote at the end of this step before installing asterisked (*) resistor.

LOCATION	VALUE (ohms)	COLOR CODE
R1* R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12	VALUE (ohms) 39, 2 watt 1.5K (or 2.2K) 1.5K (or 2.2K)	color code orange-white-black brown-green-red**
() R13 R14	470 470	yellow-violet-brown yellow-violet-brown

^{*}DO NOT install Rl unless battery standby power is to be used.

^{**}red-red-red if 2.2K ohms

() Step 10. Install Augat pins as follows:

NOTE

You will find it helpful to hold the board between two objects so that it stands on one edge.

Area C. Remove two pins from one-half of the carrier. Insert them into the mounting holes from front (component) side of board. Solder pins from back (solder) side of the board so that the solder "wicks up" to the front side. (This will hold the pins firmly in place.)

Insert a component lead into one pin and reheat the solder. Using the component lead, adjust pin until it is perpendicular to board. Allow solder to cool while holding the pin as steady as possible. Repeat with other pin.

NOTE

If the cooled solder is mottled or crystallized, a "cold joint" is indicated, and the solder should be reheated.

Check both installations for cold joints and solder bridges.

Area B. Remove three more pins from the carrier and install them in mounting holes P, CLR and U. Install these as you did the Area C pins. Check for cold joints and solder bridges.

() Area A. Remove remaining three pins from carrier. Install two of them in mounting holes W and Ø. Install the third in mounting holes 1 or 2 if desired (refer to Section III of this manual). Install these pins as you did the Area C pins. Check for cold joints and solder bridges.


NOTE

Only three Augat pins are supplied for Area A since the 8KRA runs at maximum speed and requires no wait states. Should you have a pin available and wish to install it in the remaining mounting hole, do so.

(<u>Step ll</u>. Install DIP Switch in its location in the upper right corner above the heat sink. Position it so Switch No. 1 is at the left. As you will note, the DIP Switch

mounting area is designed to accommodate a 7-position switch. If a 6-position switch (12 pins) is supplied, position it as far to the left as possible. (The two holes to the right will be unused in this case.) If a 7-position switch (14 pins) is supplied, remember that Switch No. 7 is not used.

- Step 12. Fill all exposed (not covered with lacquer) feed-through holes to the right of IC16, IC32, IC48 and IC64.
- Step 13. Using the #24 bare wire, install jumpers in Areas A, B and C according to your selection of the options that are described in Section III of this manual.
- Step 14. If you intend to use the battery standby power feature of the 8KRA, fabricate a "cable" to interconnect the 8KRA and your standby supply. A mating connector for the male Molex you installed in Step 4 is provided for this purpose. Fabrication and power supply details are shown in Figure 2-3.



*Standard or alkaline batteries, with their attendant shorter life, may also be used. Recharging circuitry on the 8KRA continuously charges batteries during normal operation.

Figure 2-3. Standby power supply and interconnection.

(/)	Step 15. Install RAM DIP sockets and check installations.
	Install these sockets in the indicated locations with their
	end notches oriented as shown on the assembly drawing. Take
	care not to create solder bridges between the pins and/or
	traces. (Note that after each row of socketse.g., ICl
	through 16 and IC17 through 32is installed, you will be
	testing for shorts.)

() ICl through ICl6. Install 16-pin DIP sockets in locations ICl through ICl6. Then perform the "RAM Area Test" described in Step 1 of the Assembly Procedure. Make the measurements at ICl. If any of the tests fail, you created a solder short at one or more points in the row of sockets just installed. Find and eliminate the short(s) before proceeding further. If your installations pass the test, continue on to the next row.

IC17 through IC32. Install 16-pin DIP sockets in locations IC17 through IC32. Check this row as you did IC1 through IC16, but make the measurements at IC17.

IC33 through IC48. Install 16-pin DIP sockets in locations IC33 through IC48. Check this row as you did IC1 through IC16, but make the measurements at IC33.

IC49 through IC64. Install 16-pin DIP sockets in locations IC49 through IC64. Check this row as you did IC1 through IC16, but make the measurements at IC49.

After installing the sockets for ICl through IC64 and checking your installations for freedom from shorts, proceed to the next step.

Step 16. Install remaining DIP sockets. Install each socket in the indicated location with its end notch oriented as shown on the assembly drawing. Take care not to create solder shorts between the pins and/or traces.

LOCA	rion	SOCKET TYPE
() IC70 () IC72 IC74 IC75 IC77 IC78 IC79 IC67 IC71 IC73 IC76	through IC69	14 pin 16 pin 16 pin 16 pin 16 pin

- () <u>Step 17</u>. Check regulator operation. This check is made to prevent potential subsequent damage to the IC's from incorrect voltages.
 - () Install 8KRA in computer. (The use of a Processor Technology EXB Extender Board is recommended.)

CAUTION

NEVER INSTALL OR REMOVE CIRCUIT BOARD WITH POWER ON. TO DO SO CAN DAMAGE THE BOARD.

- Turn power on and measure the voltage between ground and each of the +5 V pins of the Molex connector (see Figure 2-3 on Page II-10). You should measure +5 V dc -5% in each case.
- If either voltage is incorrect, determine and correct the cause before proceeding. Especially check for solder shorts.
- () If voltages are correct, turn power off, remove module from computer, and go on to Step 18.
- Step 18. Install the following IC's in the indicated locations. Pay careful attention to the proper orientation.

NOTE

Pin l is indicated by a dot on the PC Board and assembly drawing.

	IC NO.	TYPI	<u> </u>
	() IC67 () IC68 () IC69	74LS138 74LS283 8T98)or	8098-
	IC70 IC71 IC72	74LS136 74LS283 74LS13	
NA	() IC73* () IC74	74LS109 74LS132	(not supplied)
	1C75 1C76 1C77 1C78	74LS132 8T98 or 8T93 8T93	-8098~
	✓ IC79	74LS04	

*This IC, the "wait state counter", is not required since the 8KRA runs at maximum speed. IC73 is consequently not supplied with your kit. For special applications, a 74LS109 can be used in this location.

PROCESSOR TECHNOLOGY CORPORATION

8KRA STATIC READ/WRITE MEMORY

SECTION II

Step 19. Install ICl through IC64 in numerical order in their respective locations. Pay careful attention to the proper orientation.

ICl through IC64 (type 91L02A or 21L02B) are MOS devices. Refer to the CAUTION on Page II-5.

Step 20. Install the 8KRA in your computer and test it for proper operation. Test programs and instructions for testing the module are provided in Appendix VI of this manual.

CAUTION

NEVER INSTALL OR REMOVE 8KRA WITH COMPUTER POWER ON.

SECTION III

OPTION SELECTION

8KRA STATIC READ/WRITE MEMORY MODULE MANUAL



3.1 OPTION SELECTION

Jumper options that control three operating parameters are provided on the 8KRA Memory Module. They are: phantom memory disable, power-up initialization, and waiting time. The starting address is switch selectable. Use the following option selection instructions in conjunction with the assembly drawing in Section V.

3.2 WAITING TIME OPTION (AREA A)

Since the 8KRA operates at maximum speed, you normally will not enable the waiting time option.

To configure the 8KRA for \underline{no} waiting time, install a jumper (#24 bare wire is recommended) between the W and \emptyset pins in Area A.

For special applications, you may wish to enable the waiting time option. You have, in this case, a choice of enabling one or two wait states. Each state is 0.5 usec in duration.

NOTE

Wait states cannot be selected unless IC73, the "wait state counter", is installed.

To select <u>one wait state</u>, install a jumper (#24 bare wire is recommended) between the W and 1 pins in <u>Area A</u>.

To select $\underline{\text{two}}$ $\underline{\text{wait}}$ $\underline{\text{states}}$, install a jumper (#24 bare wire is recommended) between the W and 2 pins in $\underline{\text{Area A}}$.

3.3 POWER-UP INITIALIZATION OPTION (AREA B)

The jumper arrangement in $\underline{\text{Area B}}$ determines whether the 8KRA will come up in the protected or unprotected mode when power is initially applied or restored after a power failure. In the protect mode, a random operation cannot improperly rewrite retained data.

To select the <u>power-up protect mode</u>, install a jumper (#24 bare wire is recommended) between the CLR and P pins in <u>Area B</u>.

To select the <u>power-up unprotect mode</u>, install a jumper (#24 bare wire is recommended) between the CLR and U pins in <u>Area B</u>.

PROCESSOR TECHNOLOGY CORPORATION

8KRA STATIC READ/WRITE MEMORY MODULE

SECTION III

3.4 MEMORY DISABLE OPTION (AREA C)

Select the phantom disable option <u>only</u> if the 8KRA is to be used at address zero with a Processor Technology ALS-8 Firmware Module. Selection is accomplished by installing a jumper (#24 bare wire is recommended) between the two Augat pins in <u>Area C</u>. With this jumper installed, the 8KRA will be disabled by the signal, <u>PHANTOM</u>, which is supplied by the ALS-8 on Bus Pin 67.

If the 8KRA is not to be used at address zero with the ALS-8, DO NOT install a jumper in Area C_{\star}

3.5 STARTING ADDRESS SELECTION

One of 64 possible starting addresses for the 8KRA is selected with the six DIP switch positions in the upper right corner of the module.

To select the desired address, set the DIP switches as shown in Table 3-1.

Table 3-1. 8KRA Starting Address Selection.

NG ADDRESS* Hex		Addros			0.44	
Hex		Address		Offset		
11011	A15	A14	A13	A12	A11	A10
0000	-	_	-	-	-	-
0400	-	_	-		-	С
0800	-	- 1		-	C	
0000	-	-	-	-	C	C
1000			-	С	-	ing je
1400	-	-	-	C	-	C
1800	-	-	-	C	C	00 -
1C00	-	-	-	С	C	C
2000	_	_	С	_	-	13.789
2400	-	-	C	-	-	C
2800	-	-	C		C	
2C00	-	-	С	- ,	C	C
3000	_	_	С	C	_	175 ₁ 58
3400	_	-	С	C	_	C
	_	_	C		C	-
3C00	-	-	С	С	C	С
4000	_	С	_	_	_	15.7 , 9.4
4400	_		_		-	C
4800	_		_	-	C	-
4C00	-	С	-	- 1	C	С
5000	_	C	_	C	_	10.0
	_		_		_	С
	_	C	-	C	C	- 1
5C00	-	С	-	С	C	С
6000	_	C	C	112/11	_	12,00
	_	The same of the same of the same of		_	-	C
					C	C
	_		1			C
	0800 0C00 1000 1400 1800 1C00 2000 2400 2800 2C00 3000 3400 3800 3C00 4000 4400 4800 4C00 5000 5800 <i>SBFF</i>	0800 0C00 - 1000 - 1400 - 1800 - 1C00 - 2000 - 2400 - 2800 - 2C00 - 3000 - 3400 - 3800 - 3C00 - 4000 - 4400 - 4400 - 4800 - 5000 - 5000 - 5000 - 5000 - 6000	0800 0C00	0800 0C000	0800 0C00	0800 - - - - C 0000 - - - - C 1400 - - - C - 1800 - - - C C 1C00 - - - C C 2400 - - C - - 2800 - - C - - 2800 - - C - - C 2800 - - C - - C - - C - - C - C - - C - - C - - C - - - C -

8KRA STATIC READ/WRITE MEMORY MODULE

SECTION III

	,	- 1/12/1/10	-			,	SEC
Decimal	Hex	A15	A14	A13	A12	A11	A10
28,672	7000	-	С	С	С	-	-
29,696	7400	-	С	C	С	_	-
30,720	7800	_	С	С	С	С	_
31,744	7C00	-	С	С	С	С	С
32,768	8000	С	-	-	-	-	-
33,792	8400	С	-	-	-	-	С
34,816	8800	С	-	-	-	С	-
35,840	8C00	С	-	-	-	С	С
36,864	9000	С		_	С	С	
37,888	9400		_	_	·C	_	_
38,912	9800	C C	_	_	C	С	С
39,936	9C00	C	_	_	C	C	C
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7000				Ü		O
40,960	A000	С	-	С	-	-	-
41,984	A400	С	-	С	-	-	-
43,008	A800	C C	-	С	-	С	-
44,032	AC00	С	-	С	-	С	С
45,056	B000	С	_	С	С	_	
46,080	B400	C	_	C	C	_	С
47,104	B800	C	_	C	C	С	_
48,128	BC00	C	_	C	C	C	С
,12						J	
49,152	C000	С	C.	-	-	-	-
50,176	C400	С	С	-	-	-	С
51,200	C800	C C	С	_	-	С	-
52,224	CC00	С	С	-	-	С	C
50.040	P000		_				
53,248	D000	C	C	-	C	-	-
54,272	D400	C	C	-	C	-	С
55,296	D800	C	С	-	С	С	-
56,320	DC00	С	С	-	С	С	С
57,344	E000	С	С	С	_	-	-
58,368	E400	С	С	С	_	-	С
59,392	E800	С	С	С	-	С	_
60,416	EC00	С	С	С	-	С	С
61,440	F000	С	С	С	С		
62,464	F400	C	C	C	C		C
63,488	F800	C	C	C	C	C	
64,512	FC00	C	C	C	C	C	- C
04,512	1 000						

^{- =} switch is off or open
C= switch is on or closed

^{*} Only the indicated starting addresses are available. No intermediate addresses can be used.

SECTION V

DRAWINGS

8KRA STATIC READ/WRITE MEMORY MODULE



SECTION IV

THEORY OF OPERATION

8KRA STATIC READ/WRITE MEMORY MODULE
MANUAL



4.1 GENERAL DESCRIPTION

Refer to the 8KRA schematic in Section V of this manual.

Address lines AØ through A9 are buffered from the bus through IC77 and IC78 to the ten address input pins on each RAM (random access memory) chip, ICl through IC64. The memory matrix consists of eight, 1024-word "pages". Only one page at a time, however, is selected to read information to, or write information from, the data buses.

In a memory write operation, the 8KRA writes data from the data-out bus, DOØ through DO7. Each data-out line is buffered (IC78 and IC79) to the DI (data-in) input of one RAM chip in each page of memory. Thus, each RAM chip in a page stores one bit of the word in that page.

In the memory read mode, the 8KRA reads information to the data-in bus, DIØ through DI7. The DO (data-out) outputs of the RAM chips are tri-state types that float in a high-impedance state when they are not selected. They can therefore be--and are--connected in parallel from one page to the next. As a result, only the bits in the selected page can be gated by IC69 and IC76 to DIØ through DI7.

Full addressing of the 8KRA is done on AØ through Al5, with each of the following segments performing the indicated function:

ADDRESS BITS	FUNCTION
AØ - A4	Selects row inside RAM chips (one of 32)
A5 - A9	Selects column inside RAM chips (One of 32)
AlØ - Al2	Selects memory page (one of eight)
Al3 - Al5	Selects 8KRA module (one of eight)

4.2 READ OPERATION

Data from the selected memory page is applied to tri-state bus drivers, IC69 and IC76. The drivers are enabled only if the output on pin 6 of IC72 is low. This only occurs when all four inputs are high.

Pin 6 of IC72 is low when: 1) SMEMR and PDBIN are high and 2) the wire OR'ed output of comparator IC70 (pins 3, 6, 8 and 11) is high. The first condition occurs when the data bus is to be used for memory read data and the data bus is in the input mode. The second condition occurs when the 8KRA is specifically addressed and SOUT and SINP are low.

IC68 and IC71 are 4-bit binary adders/subtractors. IC68 adds the complement (set by the Offset Switches) of the Al \emptyset through

Al2 bits in the module address to the actual corresponding bus address bits in order to provide the page selection inputs (A, B, C) for IC67, a 3-to-8 line decoder. The fourth section in IC68 adds any carry from the Al2 addition and the Al3 bus address bit to provide the input on pin 1 of IC70. The first two sections of IC71 add "1" to the Al4 and Al5 bits in the module address and supply the sums to pins 4 and 10 of IC70.

Since the Address Switches reflect the complement of the three most significant bits in the module address, the three corresponding outputs of IC68 and IC71 will reflect the Al3 through Al5 bits in the module address if, and only if, that address is presented on the address lines. When this is the case, pins 3, 6 and 8 of IC70 are high, as will be the output on pin 13 of IC71. (Pin 13 of IC71 is low only if an address not within the selected range for the module appears on the address lines.) Pin 11 of IC70 will also be high for a read (or write) operation. (Note that the fourth section in IC70 is used only to invert SOUT.)

Pin 6 of IC72 and pin 8 of IC75 are now low by virtue of SMEMR and PDBIN being high, pin 10 of IC71 is high, and the wire OR'ed output of IC70 is high. The low on pin 6 of IC72 enables the data-in bus (DIØ through DI7) drivers, IC69 and IC76. The low on pin 8 of IC75 provides the second enable required by IC67 to decode its inputs and enable the eight RAM's in the selected page.

If the 8KRA is used at address zero with a Processor Technology ALS-8 Firmware Module, the Area C jumper will be in. When the ALS-8 generates $\overline{\text{PHANTOM}}$, the B2 (pin 2) input to IC71 goes low. The output on pin 13 will be low for all combinations of Al4 and Al5. Pins 8 and 6 of IC72 and pin 8 of IC75 will thus all be high to disable $\overline{\text{WE}}$, IC67 and the data input bus drivers, IC69 and IC76. That is, the 8KRA is disabled.

4.3 WRITE OPERATION

A write operation is similar to the read operation except MWRT is high instead of SMEMR. IC69 and IC76 are disabled and pin 13 of IC69 is low for the duration of the MWRT pulse. The CPU controls the timing of this pulse. With pin 13 of IC69 low, all RAM's are partially enabled to read data from the DO bus. The page to be written into is selected by AlØ and All.

In order for pin 13 of IC69 to be low, pin 6 of IC75 must be high and the module must be selected (all outputs of IC70 and the Z3 output of IC71 are high). Three gates in IC75 and one in IC74 are connected as a latch which is set or reset by the PROT and UNPROT signals on Bus Pins 70 and 20. When PROT goes high to set the latch, pin 3 of IC75 goes high and pin 6 of IC75 goes low. This low inhibits $\overline{\text{WE}}$ and provides an active low $\overline{\text{PS}}$ signal on pin 13 of IC76. A low $\overline{\text{PS}}$ turns the computer PROT light on to indicate that the page of

memory is protected. When UNPROT goes high, the latch resets so that pin 6 of IC75 is high to enable memory write operations on the module.

The jumper arrangement in Area B is used to select the power-up protect or power-up unprotect mode. In brief, Area B permits POC to perform the same function as PROT (CLR-to-P jumpered) or UNPROT (CLR-to-U jumpered) when computer power is turned on. If neither jumper is installed, it is necessary to issue the proper PROT or UNPROT signals to memory when first powering the computer in order to guarantee a known state.

4.4 WAIT STATES

The RAM chips supplied with the 8KRA provide valid data within one CPU cycle time (500 nsec). When such fast RAM's are used, the Area A jumper which selects waiting time is connected to the \emptyset terminal. This connects a "low" level to pin 12 of IC76. When this section of the bus driver is enabled (a low on pin 15) by a low on pin 8 of IC75, the PRDY signal to the bus is driven high. Therefore, the 8KRA sends a "ready" signal back as soon as it is addressed. The data will be ready before the processor is.

In certain special applications, or if slower RAM chips or a faster CPU are used, one or two "wait" cycles must be allowed to pass before the CPU is allowed to accept data. IC73 comprises a two-bit shift register which may be selected to give a low level at pin 7 or pin 9 after one or two $\emptyset 2$ pulses. IC73 is a dual J-K flip-flop with positive clock. The outputs of each section change on the low-to-high transition of the clock signal, depending on the condition of the J and \overline{K} inputs. The changes occur according to the following table:

J high, \overline{K} high Q goes high J low, \overline{K} low Q goes low

When PSYNC goes high, both sections in IC73 are reset (pin 6 goes low; pins 7 and 9 go high). When PSYNC goes low, section 1 may change state on the next high-to-low transition of \emptyset 2 clock. (Note that section 2 will not change state on the next transition since its J and \overline{K} inputs are both low.)

On the first $\emptyset 2$ transition after PSYNC goes low, pins 6 and 7 will go high and low respectively. Section 2, with its J and \overline{K} inputs both high, will consequently change state on the second High-to-low $\emptyset 2$ transition after PSYNC goes low. As a result, pin 9 goes low. (Section 1 cannot change state on this transition since its J and \overline{K} inputs are both high.)

Now both sections are set, and they will remain so until PSYNC resets them. If IC73 and the W-to-l jumper are installed,

PROCESSOR TECHNOLOGY CORPORATION

8KRA STATIC READ/WRITE MEMORY MODULE


SECTION IV


pin 23 of IC76 will go low on the first high-to-low transition of $\emptyset 2$ after PSYNC. With two wait states selected (W-to-2 jumper in), pin 12 of IC76 will go low after the second high-to-low transition of $\emptyset 2$ after PSYNC. Inversion in IC76 drives the PRDY bus line high in either case to send a "ready" signal to the processor.


4.5 POWER SUPPLY

IC76 and IC66 are series voltage regulators that supply on-card regulation to maintain the constant 5 V dc outputs. Input bypass capacitor (C21) provides additional filtering of the 8 V dc input, and the output bypass capacitors (C22 and C23) improve transient response by attenuating transients.

Diode D2 is a protective shunt that prevents damage to the 8KRA if it is plugged into the computer backwards. D1 and limiting resistor R1 permit the standby battery supply (if used) to continuously charge during normal operation. Should there be a power loss, and the standby power supply is connected, D3 and D4 conduct to make battery power available to the 8KRA. Under normal operating conditions, D3 and D4 isolate the standby supply from +5 V dc.







APPENDICES

I	Warranty Information
II	8080 Operating Code
III	Soldering Tips
IV	Standard Color Code for Resistors and Capacitors
V	Integrated Circuit Pin Configurations
V/T	Memory Test Programs



Warranty

PROCESSOR TECHNOLOGY CORPORATION, in recognition of its responsibility to provide quality components and adequate instruction for their

proper assembly, warrants its products as follows:

All components sold by **Processor Technology Corporation** are purchased through normal factory distribution and any part which fails because of defects in workmanship or material will be replaced at no charge for a period of 3 months for kits, and one year for assembled modules, following the date of purchase. The defective part must be returned postpaid to **Processor Technology Corporation** within the warranty period.

Any malfunctioning module, purchased as a kit and returned to **Processor Technology** within the warranty 3 month period, which in the judgement of **PTCO** has been assembled with care and not subjected to electrical or mechanical abuse, will be restored to proper operating condition and returned, regardless of cause of malfunction, with a minimal charge to cover postage and handling.

Any modules purchased as a kit and returned to PTCO which in the judgement of PTCO are not covered by the above conditions will be repaired and returned at a cost commensurate with the work required. In no case will this charge exceed \$20.00 without prior notification and approval of the owner.

Any modules, purchased as assembled units are guaranteed to meet specifications in effect at the time of manufacture for a period of at least one year following purchase. These modules are additionally guaranteed against defects in materials or workmanship for the same one year period. All warranted factory assembled units returned to **PTCO** postpaid will be repaired and returned without charge.

This warranty is made in lieu of all other warranties expressed or implied and is limited in any case to the repair or replacement of the module involved.



Processor Technology Corporation 6200 Hollis Street Emeryville CA 94608

SOLDERING TIPS

8KRA STATIC READ/WRITE MEMORY MODULE

- (1) Use a low-wattage iron 25 watts is good. Larger irons run the risk of burning the printed-circuit board. Don't try to use a soldering gun, they are too hot.
- (2) Use a small pointed tip and keep it clean. Keep a damp piece of sponge by the iron and wipe the tip on it after each use.
- Use 60-40 rosin-core solder ONLY. DO NOT use acid-core solder or externally applied fluxes. Use the smallest diameter solder you can get.

NOTE: DO NOT PRESS THE TOP OF THE IRON ON THE PAD OR TRACE. THIS WILL CAUSE THE TRACE TO "LIFT" OFF OF THE BOARD WHICH WILL RESULT IN PERMANENT DAMAGE.


- (4) In soldering, wipethe tip, apply a light coating of new solder to it, and apply the tip to both parts of the joint, that is, both the component lead and the printed-circuit pad. Apply the solder against the lead and pad being heated, but not directly to the tip of the iron. Thus, when the solder melts the rest of the joint will be hot enough for the solder to "take," (i.e., form a capillary film).
- Apply solder for a second or two, then remove the solder and keep the iron tip on the joint. The rosin will bubble out. Allow about three or four bubbles, but don't keep the tip applied for more than ten seconds.
- (6) Solder should follow the contours of the original joint. A blob or lump may well be a solder bridge, where enough solder has been built upon one conductor to overflow and "take" on the adjacent conductor. Due to capillary action, these solder bridges look very neat, but they are a constant source of trouble when boards of a high trace density are being soldered. Inspect each integrated circuit and component after soldering for bridges.
- To remove solder bridges, it is best to use a vacuum "solder puller" if one is available. If not, the bridge can be reheated with the iron and the excess solder "pulled" with the tip along the printed circuit traces until the lump of solder becomes thin enough to break the bridge. Braid-type solder remover, which causes the solder to "wick-up" away from the joint when applied to melted solder, may also be used.


STANDARD COLOR CODE FOR RESISTORS AND CAPACITORS


COLOR	SIGNIFICANT FIGURE	DECIMAL MULTIPLIER	TOLERANCE (%)	VOLTAGE RATING*
Black	0	1		
Brown	1	10		100
Red	2	100		200
Orange	3	1,000		300
Yellow	4	10,000		400
Green	5	100,000		500
Blue	6	1,000,000		600
Violeț	7	10,000,000		700
Gray	8	100,000,000		800
White	9	1,000,000,000		900
Gold	-	0.1	5	1000
Silver	-	0.01	10	2000
No Color	-		20	500


^{*}Applies to capacitors only.

INTEGRATED CIRCUIT PIN CONFIGURATIONS









VI.1 SHORT 8K MEMORY TEST

The short 8K memory test will find most errors in any 8K segment of memory. The long 8K MEMORY TEST very thoroughly tests any 8K segment of memory and also prints out a map which identifies the probable bad memory IC. The short test is useful since it does not require a terminal.

The short test is performed in two segments: write and read. Write begins at the bottom of the 8K address (LOAD), writing zero and then writing an incrementing pattern to the "top". After each location is read and compared to its proper pattern, and if no errors are found, the starting pattern is incremented and the test is once again performed.

This read-write sequence continues until an error is found or until the machine is halted. If an error is found, all information relating to the error is saved in locations $\emptyset \emptyset \emptyset - \emptyset \emptyset 6$.

ADDRESS

- 1 High Address Error Pointer
- 2 Low Address Error Pointer
- 3 Write Data
- 4 Read Data (Error)
- 5 Page Down Count

VI.1.1 Test Procedure

To use the test program given in Paragraph V.1.2, proceed as follows:

- Step 1. Clear memory locations \$999 through \$996 and load the hex code starting from location \$997.
- Step 2. As the code is entered, check the address for each input as a test of proper code and location.
- Step 3. Check each location for the proper bits after a all code is entered.
- Step 4. Press RESET and RUN switches. The test should proceed as indicated by the address lights.

NOTE

A full test of all 256 bit patterns to all 8192 locations takes about one minute with a fast memory.

() <u>Step 5.</u> Repeat test for one hour with the computer cover in place

VI.1.2 8K SHORT MEMORY TEST PROGRAM 0000 <<< 8K MEMORY TEST PROGRAM >>> 0000 * 0001 * 0000 0002 * ASSEMBLED ON SOFTWARE PACKAGE #1 0000 0008 LOAD EQU 8192 0000 0009 TOP EQU 64 0000 0010 SP EQU 6 0000 0015 * 0000 0020 ORG 7 0025 * 0000 0007 0007 31 06 00 LXI SP, 6 SET UP ERROR CATCH 0030 START XRA A CLEAR REG A MOV B,A CLEAR B 000A AF 0035 0040 000B 47 0045 * 000C 000C 21 00 20 0050 OVER LXI H, LOAD LOAD ADDRESS 000F 48 0053 MOV C.B FIRST WRITE DATA 0055 WRITE MOV M,C 0060 INX H 0010 71 PUT IN MEMORY INX H NEXT ADDR 0015 00 NEXT WRITE DATA 0065 0013 7C 0070 H A VOM CPI TOP IS H OVER THE TOP? JNZ WRITE IF NOT THEN MORE CPI 0014 FE 40 0075 0016 C2 10 00 0080 0081 * 0019 0082 * READ TEST ROUTINE 0019 0083 * 0019 MOV A,B GET FIRST WRITE DATA MVI C,4 C HOLDS PAGE COUNT 0085 0019 78 001A 0E 04 0090 LXI H, LOAD LOAD ADDRESS 001C 21 00 20 0095 0096 * 001F D, 1024 D-E COUNT K'S 001F 11 00 04 0100 NEXT LXI 0022 BE CMP IS DATA OK? 0110 READ M JNZ ERROR IF NOT CATCH IT 0023 C2 3B 00 0112 0026 1D 0115 DCR E 0027 C2 2E 00 0118 JNZ OKTES ANOTHER PAGE DOWN 0120 DCR D 002A 15 ONEK COUNT K'S 002B CA 33 00 0125 JZ 0133 * 002E 00SE 53 0135 OKTES INX H NEXT ADDRESS INR A READ 0140 002F 3C 0030 C3 22 00 0145 JMP 0146 * 0033 ONE MORE K DOWN 0033 0D 0150 ONEK DCR C NEXT MORE K'S TO COUNT JNZ 0034 C2 1F 00 0155 INR В 0037 04 0157 JMP OVER 0038 C3 0C 00 0160 0170 * 003B ERROR STUFF ROUTINE 0175 * 003B 0180 * 003B 0185 * ADDRESS 003B 0186 * 5 HAS HIGH ERROR ADDR 003B 0187 * 4 HAS LOW °° °°

AVI-2

003B

003B	0138	* 3	HAS WRITE DATA
003B	0189	* 2	HAS READ DATA (ERROR)
003B	0190	* 0	HAS PAGE DOWN COUNT
003B	0210	#	
003B	0215	45	
003B E5	0216	ERROR	PUSH H STUFF ADDRESSES
003C 57	0550		MOV DA GET WRITE DATA
003D 5E	0225		MOV E,M GET READ DATA
003E D5	0530		PUSH D PUT ON STACK
003F C5	0235		PUSH B ALL OF IT
0040 76	0240	АНННН	HLT STOP THIS NONSENSE
0 0 4 1	0245	*	
0 0 4 1	0250	#	

VI.2 8KRA LONG MEMORY TEST

This test requires a terminal which has an ESCAPE function. It provides a more thorough test than the short test and also prints out a map which simplifies identification of defective components.

VI.2.1 Test Procedure

To use the 8KRA Long Memory Test, proceed as follows:

NOTE 1

The 8KRA to be tested MUST be unprotected. Also, the address offset switches (AlO, All and Al2) on the 8KRA to be tested MUST all be in the off position. They remain in this position throughout the entire test.

NOTE 2

The test program will defeat attempts to test the lowest 8K of memory which contains the test program itself.

() <u>Step 1</u>. Set DIP Switches Al5, Al4 and Al3 on the 8KRA as described in Section III, Paragraph 3.5 of this manual to select one of these starting addresses: 2000, 4000, 6000, 8000, A000, C000 or E000 (all hex).

NOTE 1

The 8KRA to be tested MUST be addressed at one of the seven preceding addresses.

AVI-3

() <u>Step 1</u>. (continued)

NOTE 2

When the 8KRA <u>is not</u> being tested, it can be addressed at any of the sixty-four lK intervals specified in Table 3-1 in Section III of this manual.

- () <u>Step 2</u>. Load test program into memory starting at location $\emptyset\emptyset\emptyset\emptyset$.
- () <u>Step 3</u>. Set the starting address selected in Step 1 for the 8KRA to be tested into Sense Switches 13 through 15. (These Sense Switches are set to the highest order bits that are recognized by the 8KRA under test; namely Al5, Al4 and Al3.) Sense Switch settings for the seven possible starting addresses are as follows:

ADDRESS (Hex)	SENSE	SWITCH SET	TINGS _13_
2ØØØ	Down	Down	Up
4ØØØ	Down	Up	Down
6øøø	Down	Up	Up
8øøø	Up	Down	Down
AØØØ	Up	Down	Up
CØØØ	Up	Up	Down
EØØØ	Up	Up	Up

() $\underline{\text{Step 4}}.$ Start test by pressing RESET and RUN Switches in that order.

NOTE

The test takes several minutes to run. When the test is done, a print routine will print a map that corresponds to the memory IC layout of the 8KRA board; that is, four rows of sixteen.

() <u>Step 5</u>. Analyze the map to determine which bits are defective. An example follows:

AVI-4

A "G" indicates all bits in the corresponding IC memory (ICl6, for example) are good. An "X" indicates that one or more of the bits in the corresponding IC memory (IC49, for example) are defective. A defective bit, or bits, can be caused by a bad IC memory or a defect in one or more of the decoding and interface IC's.

() Step 6. The test may be repeated by striking the ESCAPE key.

NOTE

To test another 8KRA, set new address into Sense Switches and strike ESCAPE key.

VI.2.2 LONG 8K MEMORY TEST PROGRAM

0000 1005 0000 1016 0000 1015 0000 1026 0000 1025	* 2/24/1976 * WRITTEN BY LORIN S. * MAPPING ROUTINES WRI * VERN MUHR	MOHLER
0000 1045 0000 1050		.S-8 SOFTWARE
0000 F3 1055 0001 DB 01 1060	IN KBDI CI	SABLE INTERUPTS LEAR KEYBOARD READY
0006 CD 3E 00 1070	CALL CRLF RE	POH /RESTARTING POINT ESTART FROM ESC EAD SENSE SWITCHES
000B E6 E0 1080 000D CA 09 00 1085	ANI OEOH MA	ASK LOWER FIVE OT ALLOWED
0010 67 1090 0011 2E 00 1095 0013 22 82 01 1100	MOV - H,A - SE MVI L,O	ORE START ADDRESS
0016 21 00 00 1105 0019 22 78 01 1110	LXI H,O CI	LEAR MAP AREA
001C 22 7A 01 1115 001F 22 7C 01 1116	SHLD EBUF+4	
0022 22 7E 01 1117 0025 1120 0025 2A 82 01 1125	*	
0028 3E 20 1136 002A 84 1135 002B 67 1146	MVI A,20H EMADD H EM	ND=START+8K
002C 2B 1145 002D 22 84 01 1150	DCX H SHLD BBUF+2 /5	STORF END ADRS
0030 C3 68 00 1155 0033 1160) *	EGIN TEST EAD I/O STATUS
0033 DR 00 1165 0035 E6 80 1176 0037 CA 33 00 1175	ANI 80H	AIT
	AVI-5	

	8KI	RA S	STA	TIC	RE	AD/WF	RITE ME	MORY	MODULE	APPENDIX VI
	003A 003B 003D 003E	D3				1180 1185 1190 1195	*	MOV OUT RET	A,B VIDO	XMIT DATA
	003E 0040 0043 0045 0048 004A 004D 0050	CD 06 CD 06 CD CD	33 0A 33 7F 33	00	Ġ		CRLF	MVI CALL MVI CALL MVI CALL CALL RET	B,10 OUT8 B,127 OUT8	WRITE CR LF & 2 RUBOUTS
(0051	3A					ACHK	LHLD LDA CMP		FETCH ADDRESS STOP ADDRESS COMPARE HIGH ADDRESS
(0058 005B 005E	C2 3A BD	84	01		1260 1265 1270			ACH1	STOP ADDRESS LOW
(005F 0062 0063		63	00		1275 1280 1285	*	JNZ STC	ACH1	SET CARRY IF EQUAL
(0063	22	82	01			ACH1	INX SHLD RET	H BBUF	INCREMENT START ADDRESS STORE INCR START ADDRESS
	0068 0068 006E 0071 0072 0073 0074	22 2A E5 AF 37	96	01			MRCK MRC1	LXI SHLD LHLD PUSH XRA STC PUSH	H,1 DBUF+4 BBUF H A	INITIALIZE PASS COUNT STORE IT GET START LOCATION SAVE START LOCATION INITIALIZE MASTER PATTERN SET CARRY STORE MASTER PATTERN
	0075 0076 0077 007A 007D 007E 007F	77 CD DA F1 1.7	82	00			WRL1	PUSH MOV CALL JC POP RAL JMP	PSW M, A ACHK RDL1 PSW WRL1	SAVE WORKING PATTERN PATTERN 1 TO MEMORY CHECK IF LAST, INCREMENT LOCA DONE WRITING PATTERN GET WORKING PATTERN SHIFT WORKING PATTERN DO MORE WRITING
	0002 0082 0083 0084 0085 0088 0089	F1 E1 22 E5	82	01			RDL1	POP POP POP SHLD PUSH PUSH	PSW PSW H BBUF H PSW	UNLOAD STACK GET MASTER PATTERN RESTORE START LOCATION STORE START SAVE START SAVE MASTER PATTERN
*:	008A 008B 008C 008F 0092 0095	BE C4 CD CD DA	EB 51	00			RDL2	PUSH CMP CNZ CALL CALL JC POP	PSW M MTER ESCP ACHK NXP1 PSW	SAVE WORKING PATTERN CHECK IT READ ERROR CHECK FOR ESCAPE O/ENCE LOCATION. CHECK IF LAS NEXT PATTERN 1 GET WORKING PATTERN

AVI-6

8KRA S	STA	TIC	READ/WR	ITE MEI	MORY N	MODULE	APPENDIX VI
0099 1	7		1460		RAL		SHIFT WORKING PATTERN
009A C	3 8	A O	0 1465		JMP	RDL2	DO MORE
009D	1		1470		DOD	PSW	UNLOAD STACK
009D F 009E F			1480	NXP1	POP	PSW	GET MASTER PATTERN
009F 1			1485		RAL	I DW	SHIFT STARTING PATTERN
		C 0	0 1490		JC	TST2	TEST 1 IS COMPLETE. DO TEST 2
00A3 E	1		1495		POP	H	GET START
00A4 2	2 8	2 0	1 1500		SHLD	BBUF	STORE START
00A7 E	_		1505		PUSH	H	
00A8 F		F 0					SAVE MASTER PATTERN CONTINUE TEST 1
00A9 C 00AC	3 1	5 0	1520		JMP	WKLI	CONTINUE TEST !
OOAC E	1			TST2	POP	Н	RESTORE START ADDR
00AD 2		2 0	1 1530		SHLD	BBUF	STORE START ADDRESS
00B0 E	5		1535		PUSH	H	SAVE START ADDRESS
00B1 A	F		1540		XRA	A	INITIALIZE MASTER PATTERN
00B2 3	7		1545		STC	DCU	SET CARRY SAVE MASTER PATTERN
00B3 F 00B4	5		1555		PUSH	PSW	SAVE MASIER PATTERN
00B4 F	5		1560	WRL2	PUSH	PSW	SAVE WORKING PATTERN
00B5 7	7		1565 0 1570		MOV	M.A	WRITE PATTERN TO MEMORY
00B6 C	D 5	1 0	0 1570		CALL	ACHK	INCR LOCATION, AND CHECK IF LA
00B9 D	A C	1 0	0 1575		JC	RDL3	DONE WRITING
00BC F	F		0 1575 1580 1585		POP	PSW	RESTORE PATTERN SHIFT PATTERN
OOBE C	3 B	4 0	0 1590		JMP	PSW WRL2	DO MORE
00C1			1595	*			
00C1 F	1		1600	RDL3	POP	PSW	UNLOAD STACK
00C2 F	1		1605		POP	PSW	GET MASTER PATTERN
00C3 E		2 0	1616		POP	DDIIE	GET START
00C7 E			1620	(()1)	PUSH	Н	SAVE START
00C8 F			1625		PUSH	PSW	GET START STORE START SAVE START SAVE MASTER PATTERN
00C9			1630				
00C9 F				RDL4	PUSH	PSW	SAVE PATTERN
OOCA B		Λ 0	1640 1645		CMP CNZ	M MTER	CHECK IT ERROR
OOCE C					CALL	ESCP	CHECK FOR ESCAPE
00D1 C			0 1655		CALL	ACHK	INCR LOCATION CHECK IF LAST
00D4 D		CO	1660		JC	NXP2	NEXT PATTERN
00D7 F			1665		POP	PSW	GET WORKING PATTERN
00D8 1 00D9 C		0 0	1670 1675		RAR JMP	RDL4	SHIFT WORKING PATTERN DO MORE READING
OODC	5 0	,9 0	1680		01:1	NOD4	DO HORE READING
OODC F	1			NXP2	POP	PSW	UNLOAD STACK
OODD F			1690		POP	PSW	GET MASTER PATTERN
OODE 1			1695		RAR	MMOD	SHIFT PATTERN
00DF D		0 ()	1700 1705		JC POP	MTCP H	MEMORY TEST COMPLETE MESSAGE RESTORE START
00E2 E		2 0			SHLD	BBUF	STORE START
00E6 E			1715		PUSH	Н	SAVE START
00E7 F	5		1720		PUSH	PSW	SAVE MASTER PATTERN
	3 E	34 0			JMP	WRL2	DO MORE
OOEB	\D		1730		TAI	UIDO	ANVDODY VNOCKS
OOEB D			1735 1740	ESCP	IN ANI	VIDS 40H	ANYBODY KNOCK? STATUS MASK
OOEF C		U	1745		RZ.	4011	NO, CONTINUE
0000			.,,		AVI-7		

	OFO	DB	01	ATIC	READ/	1750		ΙN		APPENDIX VI YES, WHAT WAS IT?
	OF2					1755		ANI	7FH	PARITY MASK
	OF 6			0.0		1760 1765		CPI JZ		ESC 7
0	OF9		0)	00		1770		RET		RESTART NOT AN ESCAPE, CONTINUE
	OFA					1775		D 0 11 m 3		
	OF A					1785	* THIS	ROUT	INE MAPS	ERRORS
	OFA					1790		EBUL	BUCH	
	OFA					1795	MTER	POP	D	
	OFB OFC					1800 1805		POP		/GET WRITE PATTERN
	OFD					1810		PUSH PUSH	PSW D	
0	OFE	ΑE				1815		XRA		/EXOR READ PATTERN
	OFF		0.5	0.1		1820		MOV		/SAVE IN B
	100			0.1		1825 1830		LDA ANI	BBUF+1 1CH	
	105		10			1835		RRC	100	
0	106	OF				1840		RRC		
	107		78	01		1845		LXI	H,EBUF	
	10A 10B					1850 1855		A D D MOV	L	/COMPUTE MAP POINTER
		7E				1860		MOV	L,A A,M	
0	10D	BO				1865		ORA	В	/PUT ERRORS IN MAP
	10E					1870		MOV	М, А	
	10F 110	09				1875 1880	*	RET		
	110					1885		HERE	WHEN PAS	SS COMPLETE
	110					1890				
	110 113		96	01		1895 1900	MTCP	LDA	DBUF+4	
	114		96	01		1905		INR STA	A DBUF+4	
0	117	FE	04			1910		CPI	4	
	119		23	01		1915		JZ	MAP8	AFTER 4 PASSES
	11C 11D		82	0.1		1920 1925		POP	H BBUF	* '
	120					1930		JMP	MRC1	
	123					4000				
	123 123					4001 4002		S ROUT	TINE PRI	NTS THE MAP
	123	21	7F	01			MAP8	LXI	H,EBUF-	+7
0	126				10	4010		MVI	D,64	• •
			11			4015		MVI	E,11H	LOAD THE REG'S.
	12A 12C			0.1		4020	BACK	MVI CALL	C,OFH	PRINT 8 CHAR'S.
	12F					4035	DACK	CALL	MOUT MOUT	PRINT 8 MORE
0	132	AF				4040		XRA	A	
	133), 0	0.1		4045		CMP	D	DONE YET ?
	134 137					4046 4048		JNZ CALL	NOPE CRLF	DONE !!!
	13A					4050		CALL	CRLF	DONE :::
0	13D	CD	EB	0.0			LOOP3	CALL	ESCP	
	140	_	3D	01		4054		JMP	LOOP3	
	143					4058	NOPE	MOV	A,E	FOR NEVT BOW
	145					4065		RLC MOV	F,A	FOR NEXT ROW
0	146	CD				4067		CALL	CRLF	
0	149	С3	20	01		4070		JMP		FOR MORE
							AVI-8			

8KRA STATIC READ/WRITE MEMORY MODULE APPENDIX VI

0154 06 0156 CD 0159 15 015A 3E 015C A2	56 01 58 33 00 07 6D 01 69 01 4C 01 4C 01	6000 MG 6005 6010 6015 6025 6026 6027 6028 6029 6028 6029 6031 6033 6034 6035 6045 6055 6060 6065 ** 6097 ** 6098 6099 6099 7000 PS	ANA ANA MVI JZ MVI AST CALL DCR MVI ANA JZ MOV RAL JC DCX JMP P INX JMP INX MOV RET IN NOP BUF EQU	A,M E AND BIT MASK C AND COLUMN MASK B,'G' PAST B,'X' OUT8 PRINT 'X' OR 'G' D A,O7H D FLIP PREPARE FOR NEXT 8 COLS A,C TEST COLUMN MASK UP H MOUT UNTIL 8 CHARS. H MOUT UNTIL 8 CHARS A,C OFFH C,A BUFFERS START HERE FIN+6H FIN+10H BINARY BUFFER FIN+20H FIN+40H STACK AREA O STATUS PORT 1 DATA PORT VIDO 6 6
ACH1 BBUF EBUF INSS MOUT MTER OUT8 RDL2 TST2 WRL1	0063 0182 0178 0009 014C 00FA 0033 008A 00AC	ACHK 005 BGIN 000 ESCP 00E KBDI 000 MRC1 006 NOPE 014 PAST 015 RDL3 00C UP 016 WRL2 00B	CRLF B FIN 1 LOOP3 E MRCK 3 NXP1 6 PSW 1 RDL4 9 VIDO	01B2 BACK 012C 003E DBUF 0192 0172 FLIP 016D 013D MAP8 0123 0068 MTCP 0110 009D NXP2 00DC 0006 RDL1 0082 0009 SP 0006 0001 VIDS 0000

D8 = constant, or logical/arithmetic expression that evaluates to an 8 bit data quantity.

D16 = constant, or logical/arithmetic expression that evaluates to a 16 bit data quantity.

Adr = 16 bit address





Processor Technology Corporation 6200 Hollis Street Emeryville CA 94608

JU	IMP		CAI	LL		RET	URN		RES	TART		RO1	rate+		MO	MOVE (cont)		ACC	CUMUL	ATOR*	CONSTANT					
																								DEFIN	ITIOP	A
C	3 JN	1P)	CD	CALL	-)	C9	RET	~	C7	RST	0	07	RLC		58	MOV	E,B	80	ADD	В	A8	XRA	В			
Ca		ız	C4	CNZ	1	CO	RNZ		CF	RST	1	0F	RRC		59	MOV	E,C	81	ADD	C	A9	XRA	C	0BD	н.	
C			CC	CZ	1	C8	RZ		D7	RST	2	17	RAL		5A	MOV	E,D	82	ADD	D	AA	XRA	D	1A) He	ex
D			D4	CNC	1	D0	RNC		DF	RST	3	1F	RAR		5B	MOV	E.E	83	ADD	E	AB	XRA	E]	
D		1	DC	CC	Adr	D8	RC		E7	RST	4				5C	MOV	E.H	84	ADD	Н	AC	XRA	н	105	n l	
E		39 ALC] [E4	CPO	/	E0	RPO		EF	RST	5				5D	MOV	E.L	85	ADD	L	AD	XRA	Ĺ) []6	ecimal
		- 1	EC	CPE	1	E8	RPE		F7	RST	6				5E	MOV		86	ADD	M	AE	XRA	M	10	15	
EA			F4	CP	1	FO	RP		FF	RST	7	COR	VTROL		5F	MOV	E.A	87	ADD	A	AF	XRA	A	. 70	0	
F2		1			J	F8	RM		FF	noi	,	COI	VINOL		31	IVIOV	L,A	07	700	^	Ai	Ana	^	72) ()(ctal
FA			FC	CM	,	го	HIVI					00	NOD		60	MOV	H.B	88	ADC	В	BO	ORA	В	72	Q	
ES	9 1	CHL										00	NOP		61	MOV	H,C	89	ADC	C	B1	ORA	C		_ 1	
												76	HLT		62	MOV		8A	ADC	D	B2	ORA	D	11011	BIR	nary
												F3	DI				H.E	8B	ADC	E		ORA		00110	B	iaiy
												FB	ΕI		63	MOV					B3		E		,	
M	OVE		Acc			LOA									64	MOV	н.н	8C	ADC	н	B4	ORA	Н	TEST		CII
110	MED	IATE	IMI	MEDIA.	TE*	IMN	IEDIAT	E	STA	CK OP	S				65	MOV	H,L	8D	ADC	L	B5	ORA	L	. A B	143	CII
								`				BAO	VE		66	MOV	M,H	8E	ADC	М	B6	ORA	M		,	
06	M	VI B.	C6	ADI)	01	LXI	В.	C5	PUSH	l B	MO	VE		67	MOV	H,A	8F	ADC	Α	B7	ORA	Α			
OE	M	VI C.	CE	ACI	1	11	LXI	D. \ D.	D5	PUSH	1 D	40	MOV	D D	60	MOV	ı p	00	SUB	В	Do	CMP	D	OPERA	TORS	S
16	M	VI D.	D6	SUI	1	21	LXI	H. D16	E5	PUSH	н	40	MOV	B,B	68	MOV		90		C	88		В			
1 E	M	VI E.	DE	SBI	\	31	LXI	SP.	F5	PUSH	1 PSW	41	MOV	B.C	69	MOV		91	SUB		B9	CMP	С			
26		VI H. DE	E6	ANI	D8			,				42	MOV	B,D	6A	MOV		92	SUB	D	BA	CMP	D			
28		VI L	EE	XRI					C1	POP	В	43	MOV	B,E	6B	MOV	20 20 20	93	SUB	E	BB	CMP	E			
36			F6	ORI					D1	POP	D	44	MOV	B,H	6C	MOV		94	SUB	Н	BC	CMP	Н			
3E			FE	CPI.)				E1	POP	Н	45	MOV		6D	MOV		95	SUB	L	BD	CMP	L			
50			_			DO	JBLE A	DD†	F1	POP	PSW.	46	MOV	B,M	6E	MOV	L,M	96	SUB	M	BE	CMP	M			
						09	DAD	В		. 0.	, 0,,,	47	MOV	B,A	6F	MOV	L,A	97	SUB	Α	BF	CMP	Α			
						19	DAD	D	E3	XTHL					70	1401/		00	CDD	р						
						29	DAD	н	F9	SPHL		48	MOV	C,B	70	MOV	M,B	98	SBB	В	PSEL	IDO		STAND	ABD	
18	CDE	MENT**	DE	CREME	NT**	39	DAD	SP	13	Şi i il		49	MOV	C.C	71	MOV	M,C	99	SBB	С		RUCT	ION		MAND	
111	CHE	AICIAI	DE	CHEMIL		39	UAU	3F				4A	MOV	C,D	72	MOV	M,D	9A	SBB	D	11451	noci	1014	SETS		
0.4	181	0 0	0.5	DCR	D				CDE	CIALS		4B	MOV	C.E	73	MOV	M,E	9B	SBB	E	OBG	Adr				
04			05						SPE	CIALS		4C	MOV	C.H	74	MOV	M,H	9C	SBB	Н		Adr			ET 7	
00			OD	DCR			DISTO	n.c	F D	VC11/		4D	MOV	C,L	75	MOV	M,L	9D	SBB	L	END	D.10			ET C)
14			15	DCR		L()/	AD/STO	ne.	EB	XCH(,	4E	MOV	C,M				9E	SBB	M	EQU	D16			ET 1	
10		_	1 D	DCR					27	DAA.		4F	MOV	C.A	77	MOV	M.A	9F	SBB	Α	50				ET 2	
2.4			25	DCR		0A	LDAX		2F	CMA										_	DS	D16			ET 3	3
20		_	2D	DCR		1 A	LDAX		37	STC+		50	MOV	D.B	78	MOV	A,B	A0	ANA	В	DB		11	H SE	ET 4	ı
34			35	DCR		2A	LHLD		3F	CMC	•	51	MOV	D.C	79	MOV	A.C	A1	ANA	С	DW	D16	[]	L SE	ET 5	i
30	; IN	R A	3D	DCR	A	3A	LDA	Adr				52	MOV	D,D	7A	MOV	A,D	A2	ANA	D				M S	ET 6	i
												53	MCA	D,E	7B	MOV	A,E	A3	ANA	E				SP SE	ET 6	i
03	IN	х в	0B	DCX	В	02	STAX	В	INP	UT/OU	TPUT	54	MOV	D,H	7C	MOV	A,H	A4	ANA	Н				PSW SE	ET 6	
13	IN	X D	1B	DCX	D	12	STAX	D				55	MOV	D,L	7D	MOV	A,L	A5	ANA	L						AI
23	IN	х н	2B	DCX	Н	22	SHLD	Adr	D3	OUT	D8	56	MOV	D,M	7E	MOV	A,M	A6	ANA	M						Ę
33	IN	X SP	3B	DCX	SP	32	STA	Adr	DB	IN	D8	57	MOV	D,A	7F	MOV	A,A	A7	ANA	Α						Ĕ
																							PPENDIX			
D8 constant, or logical arithmetic expression that evaluates						tes	D16	- con:	stant, or log	gical/a	rithmet	ic expres	sion tha	t evalua	ates	Add	= 16 t	it address								
	to an 8 bit data quantity.									to a	16 bit data	quan	tity.						= all F	lags excep	ot CAR	RY aff	ected:			\simeq
	al	Flags (C. 7.5	P) af	fected					t	= only	CARRY at	ffected	1							eption: IN)				(3		
* all Flags (C.Z.S.P) affected † = only CA										y CARRY affected								(CAC	- PHOTE 1147		uno	or no riago	-,		Н	

AP IDIX II-2

n

m * 1