
PROM RAM IIII USERS MANUAL





PROM/RAM III BOARD

Revision 1

and

PROM PROGRAMMING PROGRAM

Revision 1

USERS MANUAL

Revision B

June 13, 1980

Copyright 1980 by Vector Graphic Inc. All rights reserved.

Disclaimer

Vector Graphic makes no representations or warranties with respect to the contents of this manual itself, even if the product it describes is covered by a warranty or repair agreement. Further, Vector Graphic reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Vector Graphic to notify any person of such revision or changes, except when an agreement to the contrary exists.

Revision Numbers

The date and revision of each page herein appears at the bottom of each page. The revision letter such as A or B changes if the <u>manual</u> has been improved but the <u>product</u> itself has not been significantly <u>modified</u>. The date and revision on the Title Page corresponds to that of the page most recently revised. When the product itself is modified significantly, the product will get a new revision number, as shown on the manual's title page, and the manual will revert to revision A, as if it were treating a brand new product. THIS MANUAL SHOULD ONLY BE USED WITH THE PRODUCT(S) IDENTIFIED ON THE TITLE PAGE.

TABLE OF CONTENTS

	<u>Section</u> <u>Pag</u>	<u>e</u>
	Repair Agreement Table of Contents	
I.	Introduction	
	1.1 Specifications	
II.	Users Guide	
	2.1 PROM Selection and Use 2-1 2.2 RAM. 2-1 2.3 Block A and Block B - General 2-2 2.4 Block A. 2-3 2.5 Block B. 2-3 Figures 2 & 3 - Examples of Block B Configurations 2-5 2.6 Block Select Addressing 2-6 2.7 PROM/Scratchpad Memory Invert 2-6 2.8 RAM Memory Address Select in Block B. 2-7 2.9 Disable 3K of Address Space in Block B. 2-7 2.10 Power-on/Reset Jump - Description 2-8 2.11 Use PRESET or POC for Power-on/Reset Jump. 2-8 2.12 Phantom Generated if Power-on/Reset 2-9 2.13 Jump to PROM/RAM III Board if Power-on/Reset 2-9 2.14 Block Swap. 2-10 2.15 Disable Power-on/Reset Response 2-10 2.16 MWRITE 2-10 2.17 Wait State Generation 2-11)) -
III.	Tables 1, 2, and 3	}
	3.1 Addressing	

		r		
•			•	
			•	
•				
	•			

PROM/RAM III Board Users Manual

IV. Schematics

Board	Layo	out		 		 			 			 		•		• •	•				• •	• 4	4-	.1
Schema	atic	Errat	ca	 9 5		 		٠	 	•	 			4			•		• •	•		. 4	4-	٠2
Schema	atic.			 				•	 		 	 							• •			. 4	4-	,3

I. INTRODUCTION

1.1 SPECIFICATIONS

Bus Compatibility

S-100

Memory Capacity

RAM: IK, included with the board

PROM: Sockets for 12 PROMs.

PROM Programming

Can program 2708 or 2704 EPROMs

PROM Programming Program

Listing included in manual

Executable version on MDOS System Diskettes

8.4 and later.

PROMs Included with Board

NONE

Memory Speed

RAM: 300 ns.

PROM: User selected (450 ns. typ)

Memory Types

RAM: 2114 static

PROM: 2708 (1K each) or 2704 (1/2K each)

Board Addressing

Two blocks (A and B) are separately

addressed

Block A has 8 PROM sockets

Block B has 4 PROM sockets and 1K RAM

Addressing Options (jumper)

Base address of the two 8K blocks
Block B PROM at top or bottom of block
Address of 1K RAM within remaining 4K
Disable unused 3K, for use by other boards

Standard Addressing

Block A: disabled

Block B base address: E000H Block B PROMs: E000H - EFFFH Block B RAM: FC00H - FFFFH

Block B disabled 3K: F000H - FBFFH

Standard Location of

Systems Monitor PROM

E000H

(continued on back)

PROM/RAM III Board Users Manual

Power-on/Reset Jump

PRESET or POC causes jump to board

Power-on/Reset Jump Options

(jumper)

Use PRESET or POC

Jump to first instruction of Block A or B.

Disable phantom generation

Disable jump to on-board memory

Standard Power-on/Reset

Jumpers

POC is used

Jump to beginning of Block B

Phantom and jump to on-board both enabled

MWRITE

Jumper option to generate MWRITE on board

Standard: option not enabled

Wait state generation

Jumper option to generate one wait state

each time board is addressed

Standard: option not enabled

Bus load

1 TTL load on all inputs

Card extractors

Standard

Power

+8Vdc @ 450 mA (Typ)

+18Vdc @ (depends on quantity of PROM) -18Vdc @ (depends on quantity of PROM)

1.2 DESCRIPTION OF THE PROM RAM III BOARD

Vector Graphic's PROM RAM III Board is a versatile, S-100 bus compatible, high density memory board combining the memory technologies of erasable programmable read only memories (EPROMs) and high speed random access memory (RAM). Of unique value, one of the PROM sockets on the board can be used to program a 2708 or 2704 EPROM, enabling any owner to create PROM-based software for use on this board or in any other microprocessor device. IK of RAM is provided on the board, but no PROMs are included with purchase. The software which is used to program PROMs is provided as a listing in this manual, and is included on disk with all Vector Graphic systems shipped with this board.

By combining the use of MSI decoding logic and unique addressing features, a wide range of applications requirements may be met by this memory board. The addressing flexibility is as follows. The board offers two independently addressable 8K blocks of memory (A and B). You use jumpers to specify the two separate 8K addressing spaces assigned to these blocks. Block A can be used for up to 8K of PROM. Block B contains 1K of on-board RAM plus up to 4K of PROM.

For block B, you use jumpers to specify whether the PROM is at the top or the bottom of the 8K allocation, and then, within the remaining 4K, where the 1K of RAM is addressed. Once this is done, there are also jumper options for DISABLING some or all of the remaining 3K of addressing space allocated to block B, so that other boards in the system can use those addresses.

The addressing spaces are fully utilized if 2708 lK PROMs are used. If 2704 1/2K PROMs are used, then every other 1/2K of PROM allocation will be used, with 1/2K gaps between. Other features offered by the board are: jump on power-on or reset to on-board memory, with phantom generated to temporarily disable other memory boards, and a jumper option to use PRESET instead of POC to cause this jump; jumper option for on-board generation of the S-100 MWRITE signal; and a jumper option to generate a one-cycle wait-state each time the board is addressed.

Full buffering of all inputs and outputs is provided to minimize loading of the system S-100 bus to at most one TTL load. On-board power regulation and filtering is provided using IC regulators and heat sinks for power dissipation. Careful attention to good design practice and an awareness of the need for flexibility has resulted in a reliable board useful in a wide variety of systems and applications.

II. USERS GUIDE

This Users Guide begins with a description of the amount and kind of PROM which can be used on this board, followed by a description of the RAM included with the board, then a detailed description of the various options you have for addressing the PROMs and the RAM. Read it before attempting to re-jumper the board addressing. Following this section are a description of each of the jumper options possible on the board, including addressing options, power-on/reset jump, MWRITE input, and wait state generation. The diagrams of jumper pads show each of the pads as it is pre-jumpered at the factory. The guide ends with instructions for operating the PROM programming software provided with the board, as well as instructions for writing your own if desired. The listing of the program is provided.

2.1 PROM SELECTION AND USE

A maximum of 12K bytes (where K = 1024) of 2708 type PROMS may be installed in available sockets on the board. NO PROMS ARE INCLUDED WITH PURCHASE OF THE BOARD ALONE. Jumpers are used to determine where the PROMS are addressed.

The following discussion assumes that 2708 type PROMs (having 1K of 8-bit bytes each) are used. If 2704 PROMs (having 1/2K bytes each) are used, the issues are the same; the only difference is that wherever a 2704 PROM is used, there will be 1/2K bytes of PROM accessible by the system, followed immediately by a 1/2K gap which will not contain any memory at all.

The numbers 2708 and 2704 are Intel generic part numbers. Many other manufacturers make equivalents, with 2708 or 2704 as part of their proprietary part number. All 2708 or 2704 pin for pin equivalents can be used on this board.

2.2 RAM

In addition to the PROM sockets, there is lK of static RAM on the board, which IS included with purchase of the board alone. Jumpers are used to determine where this lK of RAM is addressed.

If the jumpers in area G are switched from the way the board is normally shipped, then the base address of block A will be controlled by jumper area E and the base address of block B will controlled by jumper area F, instead of the other way around. If this is done, then the address which is accessed for power-on jump will also be switched, becoming the first address in block A instead of the first address in block B. This is the purpose for using this option. (See Section 2.14) For simplicity of language, the Users Guide is written assuming that jumper area G is left as manufactured.

2.4 BLOCK A

Block A refers to the 8 PROM sockets at the top of the board (labeled 0 through 7). Insert PROMs which you want in block A into these sockets. Socket 0 corresponds to the 1K block beginning at the base address of block A. Socket 1 corresponds to the next 1K and so on, as shown in the following table:

Hexadecimal Address Relative to Base Address ("A") of Block A	Socket
A + 1C00H A + 1800H A + 1400H A + 1000H A + C00H A + 800H A + 400H	7 6 5 4 3 2
A	0


Jumper area F is normally used to determine the base address of block A, or to disable block A. When the board is sold, jumper area F is pre-wired to disable block A. No particular base address is thus specified until you install the jumpers.


2.5 BLOCK B

Block B includes the lower four PROM sockets on the board, labeled 8 through 11. The other 4K in block B is filled with the 1K of RAM on the board, plus the 3K of address space which can be, at you discretion, returned for use by

other boards. The way you specify the address spaces within block B is as follows: First, you specify the base address of Block B using jumper area E (or you specify in area E that the block is disabled). If it is not disabled, then you use jumper area J to specify whether the 4K of PROM occupies the top or the bottom 4K of the block. These are the only two choices. The board is pre-jumpered so that the PROM occupies the lower 4K. Then, you specify using jumper area I which IK within the other 4K is used for the on-board RAM. Lastly, you specify using jumper area H whether one of more of the last three IK blocks is to be returned for use by other boards. (Normally you specify that all three of them are returned.)

Two typical configurations of Block B are shown in figures 2 and 3. Figure 2 is the standard - the one for which the board is pre-wired. Since in the pre-wired version, block B begins at E000H, Figure 2 shows that the standard address for scratch-pad RAM is FC00H, and the standard address for the System's Monitor PROM(s) is E000H. Figure 3 shows the result of putting the PROM in the upper 4K and specifying that the RAM occupy the second 1K portion.





Jumper names: Al3, Al3, Al4, Al4, Al5, Al5 = address lines

BA1, BA2, BA3 = block B address pads BB1, BB2, BB3 = block A address pads

NOTE: The second letter in the block B address pads is "A", while the second letter in the block A address pads is "B". This occurs because historically, the pads were named before it was decided to manufacture the board with the "block swap" jumpers in area G reversed.

Function: Address lines Al3, Al4, Al5 form the most significant bits of the address from the CPU. These three bits can select any of 8 possible 8K blocks of memory in a 64K memory space. See table 1.

Options: Table 2 tells you what jumpers to connect to specify any particular 8K block starting address.

2.7 PROM/SCRATCHPAD MEMORY INVERT

Jumper area: J



Function: The pre-wired connection specifies that the low order 4k bytes of block B consists of PROM. This jumper area is used to reverse this, putting the PROM at the high end of block B.

Options: If the PROM is to occupy the high order addresses of this block cut the jumper from 6 to 7 and tie 6 to 8.

2.10 POWER-ON/RESET JUMP - DESCRIPTION


A power on/reset jump feature is also provided on this board. When the POC or PRESET (your choice of which, by jumper selection) line is low, the instruction stored in the first address of block A or B (determined by the jumper in area G, as explained below) will be executed by the CPU, and a "phantom" signal will be issued by the board on bus line 67 which disables other system memory boards.

After this initial instruction execution, the other memory boards will be re-enabled. However, if the instruction is a jump to the next instruction in the same block, then control will have been effectively transferred to that block on the PROM/RAM III board. Therefore, the second instruction should be the beginning of a system initialization routine followed by a systems executive. This is always the case in standard Vector Graphic computers.

Two additional jumper areas are provided, one to disconnect the phantom signal if it is not desired, and the other to disconnect the jump to the on-board PROM if this is not desired. These options give you maximum control over use of the board.

2.11 USE PRESET OR POC FOR POWER-ON/RESET JUMP

Jumper area: D




Function: In the factory version of the board, the POC signal is connected to the power-on/reset jump circuitry on the board. This is appropriate for standard Vector Graphic computers, because in these systems, both the RESET switch on the front panel and the initial power-on condition cause an active low pulse on the POC line, via circuitry on the Z80 board. If the CPU board used in your system does not have this feature, the PRESET signal can be connected to the power-on/reset circuitry by changing the jumper area D.

Options: To connect PRESET to the power-on/reset circuitry, cut the trace between 27 and 28 and tie 28 to 29.

2 PHANTOM GENERATED IF POWER-ON/RESET

Jumper area: C




Function: When 1 and 2 are tied together, the phantom signal is generated whenever a POC or PRESET signal is received. Phantom disables other system memory boards. The Z80 (and 8080) processor chip immediately executes the instruction at 0000H when the POC or PRESET signal appears on the bus, assuming the CPU board is so designed. With the other memory boards in the system disabled, the PROM/RAM III Board is free to supply the instruction for address 0000H.

Options: To disable the generation of the phantom signal, cut the jumper from 1 to 2.

2-13 JUMP TO PROM/RAM III BOARD IF POWER-ON/RESET

Jumper area: A




Function: When the POC or PRESET signal is received, a jumper in area A causes the board to respond to the address 0000H from the CPU. At your option, you may disable this feature, so that the PROM/RAM III board is NOT the board which responds to the address 0000H.

Options: To cause the board NOT to respond to address 0000H when POC or PRESET is received, cut the jumper from 3 to 4 and tie 4 to 5.

2.14 BLOCK SWAP

Jumper area: G



Function: With the board as manufactured, jumper area E is used to address block B, and jumper area F is used to address block A. Furthermore, if the power-on/reset jump feature is used, the jump will take place to the first address in block B.

Options: If you want to jump to block A instead, cut the jumpers from 20 to 21 and 25 to 26; tie 20 to 25 and 21 to 26. This change will also reverse the use of area E and F, so that area E is used to address block A, and area F is used to address block B.

2.15 DISABLE POWER-ON/RESET RESPONSE

To disable the power-on/reset response of the PROM/RAM III board entirely, disable both the generation of phantom and the jump to PROM/RAM III board. See Sections 2.12 and 2.13.

2.16 MWRITE INPUT

10

Jumper area:



Function: If this board is installed in a system without a front panel, or other source of MWRITE, an MWRITE signal can be generated on board both for use on board and for feeding back to the bus as a fully buffered S-100 signal. This is not needed in Vector Graphic systems shipped after April 9, 1979, because the Z-80 boards in these systems now generate MWRITE.

Options: If the board is installed in a system without a source of MWRITE, add a jumper from 9 to 10.

7 WAIT STATE GENERATION

Jumper area: K



Function: The PRDY signal may be jumpered to the WAIT input in order to create one wait state each time the board is addressed. This is necessary when using memory slower than about 300 ns. in a 4 MHz (Z-80) system. PRDY is not connected to WAIT on the PROM/RAM III board as manufactured, because the Vector Graphic Z-80 board used in Vector Graphic systems generates the wait-state. You would want to generate the wait-state on the PROM/RAM III board if you are using memory faster than 300 ns. on other memory boards in the system, allowing you to disable the wait state that is built into the Vector Graphic Z-80 board (and some other manufacturers' Z-80 boards) yet continue to use a wait-state for the slower memory on the PROM RAM/III board.

For some Z-80 based CPU boards the WAIT output is not synchronized properly. If the WAIT is jumpered to the PRDY signal when such a Z-80 board is used, a possible oscillatory condition can arise on the PRDY and WAIT lines. Therefore, caution must be exercised in how this jumper is utilized. The Vector Graphic Z-80 board has a properly synchronized WAIT, so that with this Z-80 board, PRDY may be safely tied to WAIT, insuring reliable memory operation at high speeds.

Options: To tie PRDY to WAIT, jumper 22 to 23.

TABLE 1

			-
			8K BLCCK (A or B)
A15	A14	A13	STARTING ADDRESS
0	0	٥	00 00H = 000 00
0	a	1	20 00H = 819 20
0	1	٥	40 00H = 163 84D
0	1	1	60 00H = 245 76D
1	o	0	3000H = 32768D
1	0	1	A000H = 40960D
1	1	0	COOOH = 49152D
1	1	1	E000H = 573440

H = Hexidecimal D = Decimal

TABLE 2

		CONNECT	net gadiga Christophia, nyedomining
DESIRED 8K 3LOCK STARTING ADDRESS	3х1 со:	Bx2 to:	8x3
эсоон	Ā 13	A14	ĀΙΞ
20 00H	A13	A14	A15
40 00H	Ā13	A14	ĀIĒ
60 00Н	A13	A14	A15
нооов	A13	A14	A15
H 0 00A	A13	A14	A15
. сооон	113	A14	A15
H0003	413	A14	A15

x = Block A or B

If any Bx1, Bx2, 3x3 is tied to disable, that block of memory is disabled.

TABLE 3

ADDRESS OF 1K RAM WITH PESPECT TO THE STARTING ADDRESS OF THE 4K BLOCK	JUMPERS FOR RAM ACORESS WITHIN 4K BLOCK	JUMPERS FOR BUS DISABLE
0000Н	18 to RAO	15 to 16, 13 to 14, 11 to 12
0 400H	18 to RA4	15 to 17, 13 to 14, 11 to 12
1300н	18 to RAS	15 to 17, 13 to 16, 11 to 12
90 00H	18 to RAC	11 to 14, 13 to 15, 13 to 17

.. 18 PROGRAMMING A PROM

This board is accompanied by a program which allows you to program any 2704 or 2708 type EPROM. The listing of this program is found in Section 2.21, below. This same program is found on MDOS System Diskettes, version 8.4 and later, which accompany all Vector Graphic computers that are equipped with PROM/RAM III boards. The program exists on the disk as an immediately executable utility. The program is written in machine language and is not dependent on any operating system (except that it uses the Extended Systems Monitor in Vector Graphic systems for console I/O.) The utility (called "PROM") runs beginning at address 2800 Hex and takes up less than lk. If you want to run it elsewhere, or want to revise it, reassemble it as described in Section 2.20.

If you use an operating system other than MDOS, but you have the MDOS diskette, simply load the program under MDOS and copy it to a disk using the other system. To load it, just type PROM (return) followed by control-C, under MDOS. If you do not have the MDOS diskette, enter the program from the listing. Once it is loaded in memory, you can execute it from any executive, including the Extended Systems Monitor executive. The following explains the use of this program. If you are not using MDOS, then substitute the MDOS commands given here by those that are relevent to you.

- 1. Make sure the computer power is OFF. Wait at least five seconds before pulling out any circuit boards.
- 2. Unscrew and remove the cover of the computer.
- 3. Find the PROM/RAM III board. If you cannot easily reach PROM socket 11 with your hand, pull the board out.
- 4. Insert the PROM you wish to program in socket 11. This is the right-hand socket in the second row. Make sure to insert the PROM with its notch pointed to the top of the board. The PROM used MUST have been erased using ultraviolet erasing techniques, unless it is new. The computer cannot simply write over any previously used PROM, because programming involves turning logical 1's into 0's, but cannot go the other way. Erasing fills the PROM with 1's, like a new PROM.
- 5. Return the board to a slot which allows you to reach socket 11 without pulling the board out in the future, if possible.
- 6. Turn computer power ON.
- 7. If the system is not in the Extended Systems Monitor executive (indicated by the Monitor prompt *) then depress RESET on the computer front panel.
- 8. Mount the MDOS system diskette in drive 0 (the right-hand drive.) Then,

depress B on the keyboard. MDOS will take control, as indicated by the MDOS prompt >.

- 9. Load the object code to be stored on PROM into a free area of memory. Alternately, you may generate the desired code by assembling or compiling a higher level program.
- 10. Following the MDOS prompt >, type PROM (return). The PROM programming program will take control.
- 11. In response to the question "Starting from:", type the address in Hex of the first location you wish to program, within the block of memory assigned to PRCM socket 11. Then press the RETURN key. Usually this starting address will be CC00. If programming less than the entire PROM, it can be any address between CC00 and CFFO. It must be an address ending in 0. If not, the machine will report "bad boundary address" and give you another chance. Letters must be in upper case. Do not tack on an H or any other symbol.

CC00 is the starting address of PROM socket 11 if the board is left in factory-supplied format. If you enter an address outside the range CC00 to CFFO, the program will not accept it, and will report "out of range" and then give you another chance. If the addressing jumpers determining the location of socket 11 have been modified, you must modify the program to accept other addresses.

12. In reponse to the question "terminating at:", type the address in Hex of the last location you wish to program, within the block of memory assigned to PROM socket 11. Then press the RETURN key. Usually this terminating addresss will be CFFF for 2708 PROMs and CDFF for 2704 PROMs. If programming less than the entire PROM, it can be any address between CCOF and CFFF. It must be an address ending in F, and must be greater than the starting address. If not ending in F, the machine will report "bad boundary address" and then give you another chance.

As with the starting address, if you enter an address outside the range CCOF to CFFF, the program will not accept it, and will report "Out of range" and then give you another chance. Therefore, if the addressing jumpers determining the location of socket 11 have been modified, you must modify the PROM programming program to accept other addresses.

After entering the terminating address, the computer will either continue with the next question, or it will report "specified portion of PROM is not erased." This message means either that the terminating address is less than the starting address, or that the PROM is not new and was not properly erased. This message is strictly a warning, because in certain rare cases you may want to write over an unerased PROM. After the message, the system will continue with the next question. If you want to start over to correct your mistake, instead of continuing, then depress the ESC key. This takes the system back to the Monitor. To get back to MDOS from the Monitor, depress J. Then begin the program again at step 10, above.

- 13. In response to the question "Source address:", type the starting address in memory of the material you want to store on PROM. This can be any address in memory. Then press the RETURN key.
- 14. Slide the "programming" switch at the upper right-hand corner of the PROM/RAM III board to the LEFT.
- 15. Now, press the RETURN key again. This will begin programming of the PROM. The computer must pass through the range of target addresses 256 times. A message will appear on the screen showing which pass the machine is currently on.
- 16. When programming is complete, one of two events will take place. If the computer detects no errors in comparing the programmed PROM without the original code, then the system will return to the MDOS executive or whichever other executive was used to call the programming program. If an error is discovered however, the screen will show the first address within the PROM at which a verification error was found. For example, if you forgot to slide the programming switch to the left, then, since the PROM will not have been programmed at all, the first address will be incorrect, so that the system will report an error at address CC00, or whatever was the starting address you had specified. After reporting the error, the system will return to the MDOS executive, so that you can start over.
- 17. When programming is complete, immediately slide the programming switch on the PROM/RAM III board to the RIGHT. Do not postpone this.
- 18. Remove the programmed PROM from socket 11. Alternately, you may use the PROM without removing it. For example, you may run a checksum of the PROM using the Extended System Monitor's Q command. To do this, depress control-Q or whichever other command your system uses to get to the Monitor executive. Then type Q CC00 CFFF. (The spaces will occur automatically.) The checksum, will appear immediately. (If PROM socket 11 has been readdressed, then use the appropriate addresses.) To return to MDOS from the Monitor, depress J.

2.19 WRITING A PROM PROGRAMMING PROGRAM

Although the PROM/RAM III board is supplied with a program for programming PROMs, this section explains the principles behind the program, for those wishing to write their own. The supplied program is listed in Section 2.21, for reference.

To program a 2708 or 2704 type EPROM, simply write the desired data to the locations assigned to PROM socket 11. The board hardware automatically interprets any writing of data to PROM socket 11 as an intent to program it. You do not have to program an entire PROM. You may program any part of it, down to blocks as short as 16 adjacent locations. Normally, you will program all 1K of a 2708 or all 512 bytes of a 2704. Write to all desired addresses in sequence. After finishing one such cycle, repeat it, using exactly the same data. You must repeat this cycle 256 times. In other words, you must write to each address 256 times, with a substantial delay between each time you write to each address. This delay is produced by the time taken to cycle through all the addresses, which is sufficiently long if 16 or more locations are programmed.

A good program has a comparison of the source and destination data, after programming the PROM is complete.

If your system has a dynamic memory board in it (such as all Vector Graphic systems shipped since about March 1, 1979), then there MUST be a delay loop after each byte is written to the PROM, so that the processor can refresh memory. The delay loop must execute at least 128 instructions each time it is accessed. You will find an example of this at the top of the fourth page in the listing in Section 2.21.

Before executing a programming procedure, you must slide the programming switch on the upper right-hand corner of the board TO THE LEFT. Then, put the PROM to be programmed into socket 11, which is the socket furthest to the right in the second row. After successfully programming it, slide the switch BACK. If you do not, you might accidently erase a PROM sitting in socket 11.

A PROM which you want to program must be either new or newly erased using the standard ultraviolet technique.

2.20 RE-ASSEMBLING THE PROM PROGRAMMING PROGRAM

The source code for the program is listed in Section 2.21 below. Enter the program using the MDOS editor LINEEDIT. You can assemble it wherever you like, although BC00 is not suggested because M.BASIC uses the very top of RAM for stack. The pre-assembled version on the diskette (under the name "PROM") is assembled to run at 2B00, at the beginning of the MDOS applications area. The program is less than lK long.

You may modify PROM.S before you assemble it, by using the MDOS editor LINEEDIT. One modification which may be required are the addresses in the last two lines of PROM.S. You will have to change these if you change the jumpers on the PROM/RAM III board which assign the address of the on-board RAM. After entering and modifying the program, SAVE it on diskette under the name PROM.S. (Type NAME "PROM.S" (return) followed by SAVE (return) while in LINEEDIT.

To assemble PROM.S, use the ZSM assembler. With a diskette having both ZSM and PROM.S mounted in drive 0, and with MDOS in control, type ZSM "PROM.S" "PROM2" "E" (return). The assembler will ask where you want to run the program. Enter the address, for example 2B00H, that you want it to run at. Note that if the first character is a letter, it must be preceded by a 0 (zero), and the address must be followed by an H. The above ZSM statement will cause the program to be assembled with only errors printed. For other options possible with ZSM, see Section 4.5 of the User's Guide to Vector Graphic Systems Using MDOS.

After the assembly is complete, type TYPE "PROM2" 18 (return). This type will allow you to execute the program simply by typing PROM2 (return) while under MDOS.

If you want to put the PROM programming program on a PROM, in order to have a permanent PROM programming capability, first choose the memory location you want to give to this PROM, say E000, which is available on the PROM/RAM III board. Use this address when asked by the assembler where you want it to run at. Since there is no RAM at this address, you will have to load the assembled code into a different location before you can put it on a PROM. To do this change the type to 00 rather than 18, by typing TYPE "PROM2" 00 (return), after the assembly is complete. This will allow you to type LOAD "PROM2" 2B00 (return) after the MDOS prompt >, thus loading the code at RAM address 2B00, ready to be saved on a PROM.

2.21 PROM PROGRAMMING PROGRAM LISTING

Addr	31 8	B2 B 3	84 E	Lacel	0pca	Operand	
6000				*******	****	***	
0000				*		*	
2000				* Prom Program	mina Pro	ogram *	
2000				* Versi	-	*	
3000				* for the Pr		III *	
3000				*		*	
2000				* by Land	e Lewis	. *	
3000				* Vector Gr			
0000				* 20-Jus		*	
0000				*		*	
0000				******	****	****	
0000				*			
0000				*			
0000				* System equat	es		
0000				*			
3000		0003	=	INPUT	EQU	OCG03H	;character input (CODC on pre 3.0 monitors)
0000		0008	=	QUT	EQU	0CG08H	;videa driver (CO98 on pre 3.0 monitors)
0000				*			
0000				* Definitions	and Con	stants	
0000				*			
0000		0000	=	PROM	EGU	оссоон	;prom address
0 00 0		GOFF	2	BLANK	EQU	OFFH	;erased byte of crom
0 000		GDGA	=	CRLF	EQU	ODCAH	;carriage return linefeed
0000		OOCA	=	LF	EQU	CAH	;linefeed
0000		0000	=	CR	EQU	CDH	;carriage return
3660		0600	=	MSS	EQU	80H	;most significant bit
0000				*			
0000		2500	=	ORIG	REQ	'Program to re	un at?'
0000					ORG	ORIG	;assemble here
2300				*			
2200				* Here we go			
2900				*			
2200					PUSH	Н	;save HL
2801					PUSH	D	;save DE
2802					PUSH	8	;saev 3C
2803					PUSH	PSW	;save AF
		00 00			LXI	H.O	-U -60
2807		07 25			DAD	SP	;HL=SP
		03 2E			SHLD	STACK	;store it
	ا د	00 00			LXI	SP,ODDOCH	;reset stack pointer
280E		/2 20		*	CALL	00147	
		43 20			CALL	PRINT	;send message
2811		20 20	30		00 T6	CRLF	Commission
		20 56			01	450.001	Graphic'
		74 5F					
		47 72					
		68 39					
2827	-		4.5		ao	CRLE	print CRLF
		20 50	72		DT.		amming System'
		40 20			w 1	um ugi	womining ayassa
		6F 57					
		60 5D					
		67 20					
		73 74					
2541							

```
Addr 81 82 83 84 E Label
                                   Opec Operand
2BCA 20 61 64 64
2ECE 72 65 73 73
AE SDES
                                                         get source address
2BD3 CD 4F 2D
                                    CALL
                                           ADRS
                                           SOURCEADRS
                                                          ; if not valid try again
2806 DA BF 28
                                    JC
2509
2809 CD 43 2D
                                    CALL
                                           PRIMI
                                                          ;send message
280C OD OA
                                    OĐ
                                           CRLF
2BDE
AD DC 3DES
                                    00
                                                          ;format output
                                            ' Turn on the programming enable switch'
2BEO 20 20 54 75
                                    DT
28E4 72 6E 20 6F
2BE8 5E 20 74 68
28EC 55 20 70 72
28F0 6F 67 72 61
2BF4 50 60 69 6E
28F8 67 20 65 6E
2BFC 61 62 6C 65
2000 20 73 77 69
2004 74 63 68
2007 GD GA
                                    00
                                            CRLF
                                         Hit return to continue?
2009 20 20 48 69
                                    DTH
2000 74 20 72 65
2011 74 75 72 6E
2015 20 74 5F 20
2C19 63 6F 5E 74
2010 69 6E 75 65
2021 SF
2C22
                                            INPUT
2022 00 03 00
                    STAT
                                    CALL
                                                          ;check keyboard
                                                          ;no character
2025 CA 22 20
                                            STAT
                                    JZ
2028 FE OD
                                                          ; is it a return
                                    CPI
                                            CR
202A 02 22 20
                                    JNZ
                                            STAT
                                                          ;no try again
202D
2020 CD 43 20
                                            PRINT
                                    CALL
2030 OD OA
                                            CRLF
                                    DD
                                           LF
Programming in progress'
2032 OA
2033 20 20 50 72
                                    08
                                    DT
2037 6F 67 72 61
203B 60 60 69 6E
203F 67 20 69 6E
2043 20 70 72 6F
2047 67 72 65 73
2048 73
2040 GD GA
                                    DD
                                            CRLF
204E 3A
                                            LF+MSB
                                    ũВ
                                                           ;stop sending with linefeed
204F
204F AF
                                    XRA
                                                           ;zero
2050 32 02 25
2053
                                    STA
                                            PASS
                                                           ; pass counter
2C53 E5
                    SAVE
                                    PUSH
                                            н
                                                           ;save source address
2054 05
                                    PUSH
                                            ٥
                                                           ;save it
2055
2055 7E
                    LOGP
                                    VOE
                                                          ;get byte from source
                                            A M
2056 12
                                    STAX
                                            D
                                                           ;program it to destination
2057
```

PROM/RAM III Board Users Manual

•				
Addr 81 82 83 84 E	Label	Cocd	Operand ·	
				· ·
2057 3E 54		MVI	A,100	;delay for dynamic memory
2C59 3D	DELAY	DCR	A	;time up
205A C2 59 20	J	JNZ		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		914 T	DELAY	;keep stalling
2C5D	*			· ·
2050 23		INX	Ħ	
2c5 a 13		INX	D	;advance pointers
205F CD F6 20		CALL	TEST	;end of black
2062 CZ 55 2C		JNZ	LOOP	;no keep going
2C 65	፟	- 11-		,
2055 21 02 2E	*	100	u nace	
		LXI	H, PASS	point to pass counter
2068 34	•	INR	м .	;256 passes
2059 F 5		PUSH	PSW	;save Z flag
2CáA CS		PUSH	8	;save end pointer
2058	*		_	,
2068 CD 43 2D		CALL	PRINT	toopd message
				;send message
2CAE OD		DB	CR	
206F 20 20 50 61		DTH	' Pass '	
2073 73 7 3 AQ				
2076 7 E		MOV	A .M	;get pass number
2077 GE GO		MVI	* _	clear number of digits
			0,0	·
2079 06 FF	LDI V	MVI	3,-1	;compensate for increment
2c78 G4	VIC	INR	3	;increment quotient
2070 06 GA		SUI	10	subtract 10 from dividend
207E D2 7B 2C		JNC	DIV	can more be subtracted
				adjust remainder 0 to 9 ASCII
2081 C6 3A		ADI	10+'0'	• • • • • • • • • • • • • • • • • • • •
2¢83 F5		PUSH	PSW	;add to list of remainders
2034 OC		INR	Ĉ	;one more digit
2085 78		MOV	A ₊ B	prepare for next division
2086 B7		ORA	A	;was quotient zero
2087 c 2 79 2 0		JNZ		
			LDIV	imore to come
2C8A F1	LOUT	POP	PS₩	get a remainder
208a CD 38 CD		CALL	OUT	;print it ·
208E GD		DCR	С	;out of digits
208F C2 3A 2C		JNZ	LOUT	and then keep printing
2092	*		2001	yild then keep printering
2092 01	î	000	_	
		POP	3	;restore and
2093 F1		POP	PSW	;restore I flag
2C94 D1		POP	D	;restore start address
2C95 E1		POP	Н	restore HL
2096 CZ 53 ZC		JNZ	SAVE	;more passes to come
2099	*	-114	- A	ymore passes to tome
2099 1A		1849	^	
	VERIFY	LDAX	D	aget byte from prom
ZC9A BE		CMP	M	; is it the same
2099 C2 FC 20		JNZ	VERIFYERR	;print error
2C9E 23		INX	Н	
2C9F 13		INX	D	;advance pointers
20A0 CD F6 20		CALL	TEST	;end of block
2CA3 CZ 99 2C		JNZ	VERIFY	;still more to test
2CA6	*			
20A5 CD 43 2D		CALL	PRINT	
2CA9 QD	4	08	CR	
20AA 20 20 4E 5F		DT		don a a rad I
		U I	' No errors	derected.
2CAE 20 65 72 72		-		
2082 6F 72 73 20				
2085 64 65 74 65				
208A 63 74 65 54				

	· ,	•		
Addr 81 92 83 84	E Label	0ಎ cđ	Op er and	
208E OD 8A		DD	CRLF+MSB	•
2000 2000 CD 43 2D 2003 20 20 54 75 2007 72 6E 20 6F 2008 66 66 20 74 200F 68 65 20 70 2003 72 6F 67 72	: 	CALL DT	PRINT ' Turn off th	he programming enable switch ^t
2007 61 6D 6D 65 2008 6E 57 20 65 200F 6E 61 62 60 2023 65 20 73 77 2027 69 74 63 68 2028 0D 8A	3	DD	CRLF+MSB	
2CED 2A 03 2E 2CF0 F9 2CF1 F1 2CF2 C1 2CF3 D1 2CF4 E1 2CF5 C9	*	LHLD SPHL POP POP POP POP RET	STACK PSW B D H	<pre>;retrieve SP ;move it back ;restore registers ;bye-bye</pre>
2CF6 2CF6 78 2CF7 BA 2CF8 CD 2CF9 79 2CFA BB 2CFB C9	* TEST	MOV CMP RNZ MOV CMP RET	A,B D A,C E	<pre>;get end byte ;same as start ;no then return ;low half same ;return with 2 flag</pre>
2CFC 2CFC CD 43 2D 2CFF QD 2DQQ 3F 2Q 76 65 2DQ4 72 69 66 65 2DQ8 63 61 74 65 2DQC 6F 6E 2Q 65 2DQC 6F 6E 2Q 65 2DQC 2F 72 6F 72 2D14 2Q 61 74 AG	9 9 5 2	CALL DB DTH	PRINT CR '? verification	on error at '
2018 EB 2019 CD E8 2D 2010 CD 43 2D 2010 CD 43 2D 2016 CD 43 CD 2021 C3 CO 2C 2024	*	XCHG CALL CALL DD JMP	HEX PRINT CRLF+MSB END	;print hex address
2024 7C 2025 FE CC 2027 DA 2E 2D 202A FE DO 202C 3F 202D DO	RANGERR	MOV CPI UC CPI CMC RNC	A,H PROM/256 RANGEMES PROM/256+4	;get high address ;valid address ;no print message ;valid address ;compensate ;return with 3 in question
202E CO 43 2D 2031 3F 20 6F 7! 2035 74 20 6F 66 2039 20 72 61 66 2030 67 65	5	CALL DT	PRINT '? out of rang	
203F OD 3A		DD	CRLF+MSB	

Addr 31 82 33 84 E	Lanel	Opcc	Operand	•
71 dads 21 total 22 27 to	top call have the the	op-u	ope: and	
2041 37		STC		;set arror flag
2042 09		RET		
2043	*	14 77 114		
2043 E3 2044 7E	PRINT LPRIN T	XTHL MOV	A.M	;save HL get SP ;get character
2045 00 08 00	- · · · · · · · · · · · · · · · · · · ·	CALL	OUT	;print it
2048 23		INX	Н.	;advance ocinter
2049 37		ORA	A	; is MSB set
204A F2 44 20		J.P	LPRINT	;keep sending
2040 53		XTHL		;restore HL and adjusted SP
2048 39		RET		
2D4F	*			
204F 21 GO GO 2052 GD G3 GO	ADRS Ladrs	LXI CALL	H,O INPUT	;zero value
2055 CA 52 2D	CADES	jZ	LADRS	;get character ;is it there
2058 CD 08 CD		CALL	OUT	;print it
2058 FE OD		CPI	CR	;was it a return
2050 C8		RZ	***	;thats it
205E 06 30		SUI	'0'	;reduce to hex
2060 DA 78 20		1C	INVAL	;invalid entry
2063 =E 0A		CPI	10	;alpha character
2065 DA 72 2D		J.C	SAB	
2 068 06 Q 7		SUI	7	;alpha bias
206A DA 75 20		10	INVAL	;bad character
2060 FE 10 206F 02 78 20		CPI JNC	16 Inval	;number out of range
2072 29	SA2	DAD	H.	;multiply address by 16.
2073 29	JAC	DAD	H	ymate igty addited by io
2074 29		DAD	H	
2075 29	,	DAD	Н	
2076 35		ADD	L	;combine new value
2077 6F		MOV	LA	1
2078 C3 52 20 2078	_	JMP	LADRS	;keep gaing
2078 CD 43 20	INVAL	CALL	PRINT	
ZDZE GD QA	*14.8 ture	00	CRLF	
2080 3F 20 69 6E		DT	1? invalid res	soonse '
2084 75 61 6C 69				
2 088 64 20 72 65				
208C 73 70 of 6E				
2090 73 65				
2092 GD 8A		00	CRL F+MSB	
20 94 37 20 95 39		STC Ret		;set error flag
2096	*	T(EL)		
2096 70	MOD	MOV	AL	get law byte
2097 E6 OF		ANI	OFH	mask tow nibble
20 99 18		3 Z		;if zero fine
209A 10 43 20		CALL	PRINT	
2090 3F 20 52 61		DT	'? bad bounder	y address'
2 DA1 54 20 52 5F 2 DAS 75 6E 54 65				
2DA9 72 79 20 61				
2DAD 34 64 72 65				
2081 73 73				
2083 30 8A		۵۵	CRLF+MSB	

Addr 81 82 83 84 8	Label	Opcd	Operand	
20 65 37 20 86 C9 20 87	*	STC Ret		;set error flag
2087 CD 43 2D 208A 3F 2D 73 7D 208E 65 63 69 66 2002 69 65 64 2D 2006 7G 6F 72 74 200A 69 6F 6E 2D 200E 6F 66 2D 70 200D 72 6F 6D 2D 2006 69 73 2D 65 200A 6F 74 2D 65 20DE 72 61 73 65 20DE 72 61 73 65	BADPROM	CALL DT	PRINT '? specified ;	portion of prom is not erased'
20E3 OD 8A		00	CRLF+MSB	
20 65 C3 BE 28		JMP	RESTORE	continue and restore registers
20 28	*			,
20 E8 7C 20 E9 CD E D 2D 20EC 7D	HEX	MOV CALL MOV	A,H BYTE A,L	;first the high byte ;print hex byte ;now the low byte
20ED 20ED CD FQ 2D 20FQ	* BYTE *	CALL	NIBBLE	;print nibble
20F0 OF 20F1 OF 20F2 OF 20F3 OF	NIBBLE	RRC RRC RRC		;swap nibbles
2DF4 F5		PUSH	P\$₩	;save A
20 F5 E6 OF		ANI	OFH	;mask high nibble
20f7 C6 90		ADI	90H	;super short-cut
2079 27		DAA		stechnique for converting
2DFA CE 40		ACI	40H	;binary to ASCII
20FC 27		DAA		;ata NB
20 FD C D O8 CO		CALL	TUO	;print it
2500 F1		P0 P	PSW	;restore A
2E01 C9		RET		
2502	*			
2502	PASS	DS	1	
2503	STACK	DS	1	

III. THEORY OF OPERATION

3.1 ADDRESSING

Address input lines AO to A9 are buffered in line receivers Ul3 and Ul4. The outputs of Ul3 and Ul4 are then connected to both the PROM and RAM memory address pins. Address input lines AlO to Al5 are buffered in Ul2 before use on the board. Lines AlO to Al2 are inverted by the buffers and used as inputs to decoders U8 and U9. These three lines enable one of eight outputs on U8 or U9, depending on which decoder is enabled. Note that since AlO to Al2 are inverted, the decoding sequence is reversed. When AlO to Al2 are all "O", the number 7 output of the enabled decoder is selected. Each of the eight outputs from each decoder is used to enable a specific 2708 PROM or the 1K block of on-board RAM, or one of the three 1K segments which are not used on this board.

Address input lines Al3 to Al5 are used to enable one or the other decoder. Jumper Areas E and F determine which specific 8K block of memory corresponds to each decoder. The decoders are enabled by the output of U18-13 and U10-6. (They are enabled when their D input is a logic low "0".) Which decoder is enabled by which line depends on the jumpering in Area G. Jumper Area G can be used to switch the memory blocks thus assigned to each decoder.

Inversion of the on-board PROM and scratchpad memory address within block B may be accomplished by changing the jumper in Area J. This jumper determines whether or not the Al2 address line is inverted by Ull-4 before being used by decoder U9.

Selection of which lK segment of the memory space will be assigned to the on-board RAM and which three lK segments will be returned for use by other boards is handled by U9 outputs pins 1, 2, 3, 4, gate U10-12 and jumpers in Areas I and H. Any time an input to gate U10-12 goes low, this board is inhibited from putting data on the DI bus by forcing the DI line drivers to the high impedence state. Therefore, the three outputs of U9 which are connected to the inputs to U10-12 cause output from this board to be inhibited when one of the corresponding addresses appear on the address bus. Likewise, whichever U9 output is tied to the CE input to the RAM will enable the on-board RAM when that address appears.

3.2 DATA INPUT/OUTPUT

The DO lines from the S-100 bus contain data from the CPU to the memory. RAM is contained in two 2114 chips (Ul and U2). Ul contains the low four data bits in each location and U2 the high four bits. Thus DOO to DO3 are tied to the data pins of Ul and DO4 to DO7 to the data pins of U2. These data bus lines are also tied in parallel to the eight data lines of each 1K byte PROM chip.

Data outputs from the RAM and PROM are connected to the input of a tri-state line driver U16 or U17. This parallel bussing of outputs from the memory chips is possible since all data outputs on the chips are tri-state.

3.3 CONTROL SIGNALS

U15 buffers the data lines inputting to the board. This buffer is enabled so long as U5-10 is low, which is true if U4-11 is high, which is true if either the on-board RAM is being written to or if PROM socket ll is being written to. This logic is accomplished as follows. U4-6 is the NAND of MWRITE and the inverted (active high at U5-4) chip select for PROM socket ll, so that U4-6 is low if both PROM socket ll is selected and MWRITE is active. U20-6 is the NAND of MWRITE and the inverted RAM chip select (active high at U5-13) so that U20-6 is low if both RAM is selected and MWRITE is active. Since U4-11 is the NAND of U4-6 and U20-6, U4-11 will be high if either U4-6 or U20-6 is low.

Writing of data into the RAM is controlled by MWRITE. Depending on the jumper in Area B, MWRITE can be taken from the bus (if a front panel is used or if there is another source of MWRITE in the system), or it can be generated from SOUT and PWR on this board. To generate MWRITE on the board, when SOUT and PWR are both low, U18-10 is high. This signal is buffered at U14-9 and is available both to the bus and the board as MWRITE. MWRITE is NANDED with the RAM chip select (inverted to active high at U5-13), giving the RD/WR signal for RAM. Why is this necessary, since the signals are combined within the 2114? It is not necessary in order to generate RD/WR, but to enable the data bus input driver U15, as exlained above, we needed external active low signals specifically for writing to RAM and to PROM. Rather than putting another inverter on the board, the same signal is used for RD/WR to RAM. A low on RD/WR puts the chip in the write mode. Data on lines DOO to DO7 will be written

into the RAMs, assuming the board has been addressed and the RAM selected by the chip enable from Area I.

When it is desired to read data from this board, the U19-6 must be low at the appropriate time, enabling the DI bus drivers U16 and U17. This is accomplished by generating the logic NAND function of numerous signals. When either block A or block B is selected, the output of U20-3 is high which is used as one input to U19-6. Another input to U19-6 is generated by SMEMR which indicates that a memory read is to be executed. SMEMR is inverted at Ull-2, then gated through Ul8-1, before being connected to Ul9. To allow selective disabling of this board's data outputs for any of the three unused 1K memory blocks, the chosen chip select lines are connected to UlO pins 1, 2 and 13. So long as they are high (not active), then UlO-12 is low. In combination with a low from U11-2 (inverted SMEMR), a high appears on U18-1, which goes to U19-1. Another input to U19-6 is from U18-4 which senses that both SOUT and SINP are low. The last input to U19-6 is PDBIN. When this signal is high it indicates that the DI lines are in the input mode. Therefore, when all four inputs are high, indicating on board memory can be read, U19-6 will go low, thus enabling the data output buffers U16 and Ul7.

The power on/reset jump feature is initiated by the POC or PRESET input (jumper option in Area D). Disabling of other system memory boards during the power on/reset jump is accomplished by the PHANTOM output from this board, assuming the other boards are so wired. The power on/reset feature is provided by an RS flip-flop in U20, with the POC or PRESET line from the bus connected to the set input (U20-9) of the flip-fop. The PHANTOM signal is generated by the U20-11 active low output, and the U20-8 active high output is used to set U18-13 low, thus enabling U8 or U9, depending on the jumper in Area G. Since the address on the bus will be 0000, this causes the processor to execute the first instruction in the enabled 8K block. If this instruction is a jump to the next instruction in the same block, then when that instruction is decoded causing a low at U10-8 and hence at U20-13, the flip-flip will reset and cancel the PHANTOM signal.

The PRDY signal can be tied to the WAIT input by jumpering Area K. If so, the PRDY driver is enabled whenever this board is addressed and the processor is not doing I/O (determined by U19 pins 9, 10, 12 and 13.) WAIT is low at this time, thus PRDY goes low, putting the processor in a wait state. This makes WAIT go high, so that when the next clock cycle occurs, PRDY goes high again. The result is a one-cycle WAIT state each time the board is addressed. Note there is an error in this logic: a wait state will be generated (if jumpered in Area K) so long as any part of blocks A or B are addressed, INCLUDING the 3K which are used by other boards. This other 3K may be a function such as video or disk controller, which should not have a wait state.

PROM/RAM III Board Users Manual

When the pulse is over and the wait line is released, the CPU is released to increment the address and program the next byte.

3.5 POWER SUPPLIES

Power for this board is obtained from the unregulated +8V and plus or minus 18V supplies in the system.

Regulation of the input voltage to the required -5V and +12V is obtained by the use of four three-terminal regulators. Dual regulators are used to insure ample supply current. The +5V supply is regulated by one regulator. Bypass filtering on all power lines is accomplished by multiple electrolytic capacitors for each supply voltage. This filtering insures stable noise free operation of the board. Capacitors are also used on each regulator input for high frequency bypassing and regulator stability.

The +26V programming supply is produced from the +12V regulated supply by a TL497 switching voltage regulator in a low-power step-up configuration, using a l mH coil.

		•	
		,	

PROM/RAM III Board Users Manual

SCHEMATIC ERRATA

,

PROM/RAM III Board Users Manual

FIGURE 2

FIGURE 3

RAM

DISK (ON DISK CONT BD) VIDEO (ON FLASH BD) VIDEO (ON FLASH BD)

EPROM

VIDEO (ON FLASH BD) VIDEO (ON FLASH BD)

RAM

DISK (ON DISK CONT BD)